DCODETY S

```
; 4/11/95
    ; with stop
    ;!!!!!!! note:for z8604 with external EEPROM & RS232 !!!!!!!!!!
           EQUATE STATEMENTS
                  .equ
    XRGRPF
                          OfOH
                                         ; expanded reg group F (WDT, SMR, PCON)
                         00H
                                         ; expanded reg group 0 (ports)
; B39 value for S1
    XRGRP0
                  .equ
                         d0000000b
    S1B39
                        00000001b
    S2B39
                  .equ
                                         ; B39 value for S2
                                         ; B39 value for S3
    S3B39
                          00000010b
                  .equ
                                         ; P32 S1 mask for Z86C04
; P33 S2 mask for Z86C04
    S1
                   .equ
                          00000100b
                        00001000b
   S2
                   .equ
                                         ; P31 S3 mask for Z86C04
    S3
                  .equ
                        00000010b
   smr
                          0bH
                  .equ
                                         ; stop mode recovery
   csh
                                         ;P22 chip sel hi for 93c46
;P22 chip sel lo for 93c46
;P21 clk hi for 93c46
                  .equ
                          00000100b
                  .equ
                          11111011b
   csl
                        00000010b
   clockh
:[]
                                         ;P21 clk lo for 93c46
   clockl
                  .equ
                          11111101b
                  .equ 000
.equ 111
.equ P2
ų()
                          00000001b
   doh
                                         ;P20 data out hi for 93c46
   dol
                          11111110b
                                          ;P20 data out lo for 93c46
;chip sel port 93c46
   csport
422
               .equ P2
   dioport
                                         ;data i/o port 93c46
. . . . . .
   clkport
                                         ;clk port 93c46
   1,4,
   ; CONTROL REG AND INITIAL VALUES
IJ
   15
              lank
   STACKTOP
                          07FH
                                         ; start of the stack
   STACKEND
                          070H
                                          ; end of the stack
                        00Н
   GPR INIT
                                          ; init general purpose reg to 00H
1111
                                         ; init register pointer to 00
   RP INIT
                                      ; init register pointer ; init intr mask reg (di) ; init intr priority reg ; init port 0&1 mode reg ; init port2 mode
, te 1
   IMR_INIT
IPR_INIT
POIM_INIT
                        00000000B
00001111B
00000100B
   P2M_INIT
                        10010000B
   P3M INIT
PRET INIT
                        00000001B
                                         ; init port3 mode
                                         ; init prescalar 1 reg
                          00001011B
                                         ; init counter/timer 1 reg /200
; init timer mode reg
   T1 IÑIT
                          250D
   TMR INIT
                          00000000B
                  .EQU
   TMR START
                         00001100B
                                         ; start timer
   PO_INIT
P2_INIT
P3_INIT
                  .EQU
                         00000000B
                                         ; init port0
                        0000000B
                  . EQU
                                         ; init port2
                   .EQU
                          00000000B
                                          ; init port3
   SMR INIT
                  . EQU
                          11111010B
                                          ; init SMR reg bit1 hi OTP Lo Emulato
   PCON INIT
                  .EQU 11111110B
                                         ; init Port control reg
      ******************
   ; PREDEFINED CONTROL REG
    ; stack pointer
   ;SPL
                 .equ
.equ
.equ
                  .equ
                          255
                          254 ; general pr
253 ; register pr
252 ; cpu flags
   GPR
;RP
                                        ; general purpose
                                        ; register pointer
   ;FLAGS
```

```
251
 ; IMR
                .equ
                                         ; interrupt mask reg
                                         ; interrupt request
; interrupt priority
 ; IRQ
                 .equ
                         250
 ;IPR
                         249
                 .equ
 ; P01M
                 .equ
                         248-
                                         ; port 0 mode
 ; P3M
                         247
                 .equ
                                         ; port 3 mode
 ;P2M
                                       ; port 2 mode
                 .equ
                         246
                                         ; prescaler for timer 1
; timer 1
 ;PRE1
                 .equ
                         243
                         242
 ;T1
                 .equ
 ; TMR
                         241
                                         ; timer mode
                 .equ
 ;P3
                 .equ
                         3
                                          ; port 3
                                          ; port 2
 ;P2
                 .equ
 ;*******NON-PREDEFINED CONTROL REGISTERS USED WITH REGISTER POINTER*****
                 .EQU
 WDTMR
                         r15
                                         ; watch dog timer RP=F0
 SMR
                 .EQU
                         rll
                                         ; stop mode recovery RP=F0
PCON
                 . EQU
                         r0
                                         : port control RP=F0
        INTERRUPTS
1.[]
TIMER_ON_IMR .equ 00100000b
                                         ; turn on int for timer 1
       GENERAL PURPOSE REGISTERS
;; GENERAL PURPOSE REGISTER GROUP 00H-09H (00h-01H reserved)
REGGRP00
                 .equ 00H
                                         ;
                      REGGRP00
                                        ; reserved
ارور ا
                 .equ
                                        ; reserved
; P2
15:
                 .equ
                        REGGRP00+1
                        REGGRP00+2
                .equ
1
                         REGGRP00+3
                                        ; P3
                .equ
X3XTMP
                         REGGRP00+4
                                        ; trinary add to itself #
                 .equ
X3XTMP1
                .equ
                         REGGRP00+5
X3XTMP2
                         REGGRP00+6
                 .equ
                      REGGRP00+7
X3XTMP3
                .equ
TRCXX
                .equ
                      REGGRP00+8
                                         ; trinary number pointer
                      REGGRP00+9
REGGRP00+10
REGGRP00+11
TCNTR
                .equ
                                        ; trinary counter
                                        ; trinary number
; trinary number
; trinary number
                .equ
X3XABCD ·
                         REGGRP00+10
X3XABCD1
                 .equ
X3XABCD2
                .equ
                        REGGRP00+12
X3XABCD3
                        REGGRP00+13
                 .equ
                                         ; trinary number
LPCNTR
                 .equ
                         REGGRP00+14
                                        ; Loop counter
B39
                                         ; button 1,2,3
                 .equ
                         REGGRP00+15
                                         ; reserved
                 .equ
                        r0
                                         ; reserved
                        r1
                 .equ
                         r2
                                         ; P2
                 .equ
                                         ; P3
                         r3
                 .equ
x3xtmp
                                         ; trinary add to itself #
                        r4
                 .equ
                        r5
x3xtmp1
                 .equ
                        r6
x3xtmp2
                 .equ
x3xtmp3
                 .equ
                         r7
troxx
                        r8
                                         ; trinary number ptr
                 .equ
tcntr
                 .equ
                      r9
                                        ; trinary counter
                       r10
x3xabcd
                 .equ
                                        ; trinary number
```

```
x3xabcd1
                          r11
                                           ; trinary number
                  .equ
  x3xabcd2
                          r12
                                           ; trinary number
                  .equ
  x3xabcd3
                  .equ
                          r13
                                           ; trinary number
                          r14
  lpcntr
                  .equ
                                           ; Loop counter
                          r15
  b39
                  .equ
                                           ; button 1,2,3
 ; GENERAL PURPOSE REGISTER GROUP 10H-1FH
  REGGRP10
                          10H
                  .equ
                                          ; Roll Code 1 LSB
  RC10B
                  .equ
                          REGGRP10
                          REGGRP10+1
                                          ; Roll Code 1
  RC11B .
                  .equ
  RC12B
                  .equ
                          REGGRP10+2
                                          ; Roll Code 1
                                          ; Roll Code 1 MSB
  RC13B
                          REGGRP10+3
                  .equ
                                          ; Roll Code 2 LSB
  RC20B
                  .equ
                          REGGRP10+4
                                          ; Roll Code 2
  RC21B
                          REGGRP10+5
                  .equ
                                          ; Roll Code 2
  RC22B
                  .equ
                          REGGRP10+6
 RC23B
                          REGGRP10+7
                                          ; Roll Code 2 MSB
                  .equ
  RC30B
                          REGGRP10+8
                                          ; Roll Code 3 LSB
                  .equ
RC31B
                                          ; Roll Code 3
                          REGGRP10+9
                  .equ
 RC32B
                          REGGRP10+10
                                          ; Roll Code 3
                  .equ
PC33B
                                          ; Roll Code 3 MSB
                          REGGRP10+11
                  .equ
###FRAMEPTR
                          REGGRP10+12
                  .equ
                                          ; frame pointer
CODEPTR
                                          ; code pointer
                  .equ
                          REGGRP10+13
                                        ; bit pointer
[and BITPTR
                          REGGRP10+14
                  .equ
RCPTR
                  .equ
                          REGGRP10+15
                                          ; Rolling Code Reg Pointer
Wrc10b
                          r0
                                           ; Roll Code 1 LSB
                  .equ
                                           ; Roll Code 1.
Lrc11b
                  .equ
                          r1
"rc12b
                  .equ
                          r2
                                           ; Roll Code 1
rc13b
                  .equ
                          r3
                                           ; Roll Code 1 MSB
                  .equ
  rc20b
                          .r4
                                           ; Roll Code 2 LSB
::rc21b
                                           ; Roll Code 2
                  .equ
                          r5
                                           ; Roll Code 2
Larc22b
                          r6
                  .equ
h<sub>a</sub>jrc23b
                  .equ
                          r7
                                          ; Roll Code 2 MSB
rc30b
rc31b
                          r8
                                           ; Roll Code 3 LSB
                  .equ
                  .equ
                          r9
                                           ; Roll Code
==rc32b
                                           ; Roll Code 3
                 .equ
                          r10
                                          ; Roll Code 3 MSB
  rc33b
                  .equ
                          r11
                                           ; frame pointer
  frameptr
                  .equ
                          r12
  codeptr
                  .equ
                          r13
                                           ; code pointer
  bitptr
                  .equ
                          r14
                                           ; bit pointer
                          r15
                                           ; Rolling Code Reg Pointer
  rcptr
                  .equ
  ;*********************RS-232 Assignments share REGGRP10***********
  rs232do
                          r5
                                           ; for RS-232 only
                  .equ
  rs232di
                          r6
                  .equ
  rscommand
                  .equ
                          r7
  rs232docount
                          r8
                  .equ
  rs232dicount
                          r9
                  .equ
  rs232odelay
                          r10
                  .equ
  rs232idelay
                  .equ
                          rll
  rs232ccount
                          r12
                  .equ
  rs232page
                  .equ
                          r13
                          r14.
  rsccount
                  .equ
  rsstart
                  .equ
                          r15
  RS232DO
                 . EQU
                          REGGRP10+5
  RS232DI
                  . EQU
                          REGGRP10+6
  RSCOMMAND
                          REGGRP10+7
                  . EQU
  RS232DOCOUNT
                          REGGRP10+8
                  .EQU
  RS232DICOUNT
                  .EQU
                          REGGRP10+9
```

```
. EQU
 RS232ODELAY
                          REGGRP10+10
 RS232IDELAY
                 . EQU
                          REGGRP10+11
                  . EQU
 RS232CCOUNT
                           REGGRP10+12
 RS232PAGE
                  .EQU
                          REGGRP10+13
 RSCCOUNT
                  , EOU
                          REGGRP10+14
 RSSTART
                  . EQU
                         REGGRP10+15
                                          ;RS232 output bit set
;RS232 output bit clear
;RS232 output port
                         00000100B
11111011B
 RS2320S
                  .EQU
 RS2320C
                  .EQU
                 EQU
 RS2320P
                          PΟ
 RS232IP
                 . EQU
                          P2
                                          ;RS232 input port
                          00010000B
 RS232IM
                  .EOU
                                           ;RS232 input mask
 ; GENERAL PURPOSE REGISTER GROUP 20H-2FH
 .equ 20H
.equ REGGRP20
.equ REGGRP20+1
 REGGRP20
                                           :Trinary Roll Code REG's LSB
 TRC0
 TRC1
                                            ;Trinary Roll Code REG's
                                           Trinary Roll Code REG's
TRC2
                 .equ
                        REGGRP20+2
                 .equ REGGRP20+3
                                           ;Trinary Roll Code REG's
                                           ;Trinary Roll Code REG's
;Trinary Roll Code REG's
;Trinary Roll Code REG's
                .equ
.equ
                        REGGRP20+4
REGGRP20+5
TRC4
TRC5
TRC6
                         REGGRP20+6
                 .equ
                         REGGRP20+7
                                           ;Trinary Roll Code REG's
TRC8
                          REGGRP20+8
REGGRP20+9
                 .equ
                                           ;Trinary Roll Code REG's
                                           Trinary Roll Code REG's sync pulse framel
                 .equ
#ITRC9
LESYNC1
                         REGGRP20+10
 TRC10
                 .equ REGGRP20+11
                                           ;Trinary Roll Code REG's
TRC11
                 .equ REGGRP20+12
.equ REGGRP20+13
.equ REGGRP20+14
.equ REGGRP20+15
                                           ;Trinary Roll Code REG's
                                           ;Trinary Roll Code REG's
;Trinary Roll Code REG's
;Trinary Roll Code REG's
# TRC12
                 .equ
=TRC13
TRC14
trc0
                          r0
                  .equ
                                            ;Trinary Roll Code REG's LSB
'strc1
                                           ;Trinary Roll Code REG's ;Trinary Roll Code REG's
                 .equ
                          r1
rc2
                          r2
                  .equ
trc3
                  .equ
                          r3
                                           :Trinary Roll Code REG's
                          r4
                                           ;Trinary Roll Code REG's
                  .equ
                                           ;Trinary Roll Code REG's ;Trinary Roll Code REG's
 trc5
                  .equ
                          r5
 trc6
                  .equ
                          r6
                          r7
                                           ;Trinary Roll Code REG's
 trc7
                  .equ
                  .equ
 trc8
                          r8
                                           ;Trinary Roll Code REG's
                          r9
 trc9
                                           ;Trinary Roll Code-REG's
                  .equ
 sync1
                          r10
                  .equ
                                           ;sync pulse frame1
                          r11
 trc10
                                           ;Trinary Roll Code REG's ;Trinary Roll Code REG's
                  .equ
                  .equ
                          r12
 trc12
                                           ;Trinary Roll Code REG's
                  .equ
                          r13
                          r14
                                           ;Trinary Roll Code REG's
 trc13
                  .equ
 trc14
                  .equ
                          r15
                                           ;Trinary Roll Code REG's
 ********************
 ; GENERAL PURPOSE REGISTER GROUP 30H-39H (3Ah-3FH reserved for stack)
 .equ 30H
 REGGRP30
 TRC15
                  .equ REGGRP30
                                           ; Trinary Roll Code REG's
                 .equ REGGRP30+1 ; Trinary Roll Code REG's
.equ REGGRP30+2 ; Trinary Roll Code REG's
.equ REGGRP30+3 ; Trinary Roll Code REG's
.equ REGGRP30+4 ; sync pulse frame0
.equ REGGRP30+5 ; sync pulse frame0
 TRC16
 TRC17
 TRC18
 TRC19
 SYNCO
```

```
RCMIR0
                    .equ
                             REGGRP30+6
                                              ; RC mirrored less LSB
                                              ; RC mirrored less; RC mirrored less
   RCMIR1
                    .equ
                             REGGRP30+7
                             REGGRP30+8
   RCMIR2
                    .equ
   RCMIR3
                                              ; RC mirrored less MSB
                    .equ
                             REGGRP30+9
   trc15
                                              ; Trinary Roll Code REG's
; Trinary Roll Code REG's
                             r0
                    .equ
   trc16
                    .equ
                             r1
   trc17
                    .equ
                             r2
                                              ; Trinary Roll Code REG's
                             r3
   trc18
                    .equ
                                              ; Trinary Roll Code REG's MSB
   trc19
                    .equ
                             r4
                                              ; sync pulse frame0
   sync0
                             r5
                    ·.equ
                                              ; spare
   rcmir0
                    .equ
                             r6
                                              ; RC mirrored less LSB
   rcmirl
                    .equ
                             r7
                                              ; RC mirrored less
   rcmir2
                    .equ
                             r8
                                              ; RC mirrored less
   rcmir3
                    .equ
                             r9
                                              ; RC mirrored less MSB
   ; GENERAL PURPOSE REGISTER GROUP 40H-4FH
REGGRP40
                    .equ
                             40H
XMTREG
                             REGGRP40
                    .equ
  LPCTR
XR00
                    .equ
                             REGGRP40+1
                    .equ
                             REGGRP40+2
W XMTREG1
                    .equ
                            REGGRP40+3
at ACODEPTR
                            REGGRP40+4
                    .equ
MTFLAG
                    .equ
                            REGGRP40+5
  DIVBY10
                    .equ
                            REGGRP40+6
TRCPTR
                          REGGRP40+7
                    .equ
TEMPH
                    .equ
                             REGGRP40+8
                                              ;ee
# TEMPL
                    .equ
                            REGGRP40+9
                                              ;ee
TEMP
                    .equ
                            REGGRP40+10
                                              ;ee
  MTEMPH
                    .equ
                            REGGRP40+11
MTEMPL
                                              ; memory tem eeprom
                            REGGRP40+12
                    .equ
                                              ; memory tem eeprom
- MTEMP
                                              ;memory tem eerom
;serial data to/from eeprom
                    .equ
                            REGGRP40+13
إ SERIAL
                            REGGRP40+14
                    .equ
  ADDRESS
                    .equ
                            REGGRP40+15
                                              ;eeprom address
= xmtreg
                            r0
                    .equ
  lpctr
                    .equ
                            r1
  xr00
                    .equ
                            r2
  xmtreg1
                    .equ
                            r3
  acodeptr
                    .equ
                            r4
  mtflag
                    .equ
                            r5
  divby10
                    .equ
                            r6
  trcptr
                    .equ
                            r7
  temph
                    .equ
                            r8
  templ
                    .equ
                            r9
  temp
                    .equ
                            r10
  mtemph
                    .equ
                            r11
  mtempl
                            r12
                    .equ
  mtemp
                    .equ
                            r13
  serial
                    .equ
                            r14
                            r15 .
                    .equ
   ; GENERAL PURPOSE REGISTER GROUP 50H-5FH
  REGGRP50
                   .equ
                            REGGRP50
  ACODEOBM -
                   .equ
  ACODE1BM
                   .equ
                            REGGRP50+1
```

```
ACODE2BM
                            REGGRP50+2
                    .equ
   ACODE 3BM
                    .equ
                            REGGRP50+3
                            REGGRP50+4
   ACODE 4BM
                    .equ
   ACODE5BM
                            REGGRP50+5
                    .equ
   ACODE 6BM
                    .equ
                            REGGRP50+6
   ACODE7BM
                    .equ
                            REGGRP50+7
   ACODE8BM
                    .equ
                            REGGRP50+8
   ACODE 9BM
                            REGGRP50+9
                    .equ
   ACODE10BM
                    .equ
                            REGGRP50+10
   ACODE11BM
                            REGGRP50+11
                    .equ
   ACODE12BM
                    .equ
                            REGGRP50+12
   ACODE13BM
                            REGGRP50+13
                    .equ
   ACODE14BM
                    .equ
                            REGGRP50+14
   ACODE 15BM
                            REGGRP50+15
                    .equ
   acode0bm
                            r0
                    .equ
   acode1bm
                    .equ
                            r1
   acode2bm
                    .equ
                            r2
acode3bm
                            r3
                    .equ
acode4bm
                    .equ
                            r4
  acode5bm
                            r5
                    .equ
   acode6bm
                            r6
                    .equ
   acode7bm
                            r7
                    .equ
an i
  acode8bm
                    .equ
                            r8
, acode 9bm
                    .equ
                            r9
acode10bm
                    .equ
                            r10
   acodellbm
                    .equ
                            r11
  acode12bm
                    .equ
                            r12
   acode13bm
                    .equ
                            r13
acode14bm
                    .equ
                            r14
   acode15bm
                    .equ
                            r15
en L
🛀 ; GENERAL PURPOSE REGISTER GROUP 60H-6FH
   REGGRP 60
                            60H
                    .equ
  ACODE 16BM
                    .equ
                            REGGRP 60
   ACODE17BM
                    .equ
                            REGGRP60+1
   ACODE18BM
                            REGGRP60+2
                    .equ
   ACODE 19BM
                            REGGRP 60+3
                    .equ
   RSFLAG
                            REGGRP 60+4
                    .equ
   XMTFLAG
                            REGGRP60+5
                    .equ
   AC19
                    .equ
                            REGGRP60+6
   RCP
                            REGGRP 60+7
                    .equ
   LPCNTRA
                    .equ
                            REGGRP 60+8
   FRMCTRH
                    .equ
                            REGGRP 60+9
   FRMCTRL
                    .equ
                            REGGRP60+10
                                             ;acode tmp storage
   ATMP
                    .equ
                            REGGRP60+11
   ;acode_h
                    .equ
                            REGGRP60+12
                                             ;acode rom pointerh
   ;acode_1
                            REGGRP 60+13
                                             ;acode rom pointerl
                    .equ
   LPCTR1
                    .equ
                            REGGRP.60+14
                                             ; counter
   APTR
                            REGGRP60+15
                                             ;acode ram pointer
                    .equ
   acode16bm
                    .equ
                            r0
   acode17bm
                    .equ
                            r1
   acode18bm
                    .equ
                            r2
   acode19bm
                            r3
                    .equ
   rsflag
                    .equ
                            r4
   xmtflag -
                            r5
                    .egu
   ac19
                    .equ
                            r6
```

```
rcp
                     .equ
                              r7
   lpcntra
                     .equ
                              r8
    frmctrh
                     .equ
                              r9
   frmctrl
                     .equ
                              r10
   atmp
                     .equ
                             r11
                                               ;acode tmp storage
   acode
                     .equ
                              rr12
                                               ;acode register pair
   acode h
                     .equ
                             r12
                                               ;acode rom pointer h
   acode 1
                     .equ
                             r13
                                               ;acode rom pointer 1
   lpctr1
                     .equ
                             r14
                                               ;counter
   aptr
                              r15
                                               ;acode ram pointer
   WDT
                     .macro
                     .byte
                             5fh
                    .endm
   WDH
                     .macro
                     .byte
                             4fh
.endm
  FILL
                    .macro
                    .byte
                             0FFh
.endm
and ;
L.J
                             Interrupt Vector Table
225
200
                    .org
                             0000Н
12
.word
                            000CH
                                             ;IRQ0 P3.2
                            000CH
                    .word
                                              ; IRQ1, P3.3
                    .word
                             000CH
                                              ;IRQ2, P3.1
                    .word
                            000CH
                                              ;IRQ3, S/W generated
;IRQ4, S/W generated
;IRQ5,Timer T1
                    .word
                            000CH
                    .word
                            T1 INT
                   START (poweron reset or stop mode)
                   .page
                             000CH
                   .org
  start:
  START:
                                              ; disable interrupts for init
                   WDT
                                             ; hit WDT
                   Internal RAM Test and Reset All RAM = ?? mS
  INIT:
                   srp
                           #XRGRPF
                                         ;no,point to control group use stack
```

```
ld
                    r15,#4
                                       ;r15= pointer (bottom of RAM)
 write again:
                clr
                       @r15
                                       ; write RAM(r5) = 0 to memory
                 inc
                        r15
                 Ср
                        r15,#7FH
                                        ;top of ram 7F
                 jr
                        ult, write again
          ********
       initialize registers
                        #REGGRP00
                                       ; set the group
                        SMR, #SMR_INIT ; set smr reg
                ld
 ; STACK INITIALIZATION
SETSTACK:
.[]
                      spl, #STACKTOP
                                          ; set the start of the stack
ı,ÇÞ
  TIMER INITIALIZATION
14
l,tJ
                ld
                       prel, #PRE1 INIT
                                             ; set the prescaler
                       t1, #T1_INIT
tmr, #TMR_START
                ld
                                             ; set the counter ; turn on the timer
                ld
PORT INITIALIZATION
an is
                    PΟ
                                      ; set port0 lo
`.,]
                      P2
               clr
                                      ; set port2 lo
123
                clr
                       P3
                                      ; set port3 lo
                       p3m, #P3M_INIT
p2m, #P2M_INIT
                                         ; set port 3 mode
; set port 2 mode
; set port 1 mode
                ld
                ld
                       p01m, #P0\overline{1}M INIT
 ; INTERRUPT INITIALIZATION
 SETINTERRUPTS:
                       ipr, #IPR_INIT ; set the priority for timer
                ld
 ************************
     initialize EEPROM by reading it
   *************
                CALL
                       READMEMORY
                                      ; settle EE lines
 ; MAIN LOOP
            CKBUTTON1
CKBUTTON1:
               CALL
                       CKB1
                       ACODE19BM, AC19
                LD
               LD
                       RCPTR, RCP
```

. DCODETX.S

```
Get Rolling Code From EEPROM
     ********
        ***********
          EE_ADDRESS 11->RC10B,RC11B,RC12B,RC13B
EE_ADDRESS 13->RC20B,RC21B,RC22B,RC23B
         EE ADDRESS 15->RC30B, RC31B, RC32B, RC33B
  INITPTRS:
                          #REGGRP00
                  srp
                                          ; TOP OF RC RAM
                  add
                          RCPTR, #3
                  CP
                          RCPTR, #RC13B
                  JR
                          nz, CKRC23
                  LD
                          ADDRESS, #11
                                           ;EE PTR
                  JR
                          GETRCODE
  CKRC23:
                  CP
                          RCPTR, #RC23B
                  JR
                          nz, APTR15
                  LD
                          ADDRESS, #13
                  JR
                          GETRCODE
APTR15:
GETRCODE:
GETRCODE1:
                  LD
                          ADDRESS, #15
                  LD
                          lpcntr, #2
                  CALL
                          READMEMORY
. LÚ
                  LD
                          @RCPTR, MTEMPH
                                          ;HI BYTE
                  DEC
dae
                          RCPTR
                  LD
                          @RCPTR, MTEMPL
                                           ; LO BYTE
                  DEC
                          RCPTR
u
                  DEC
                          ADDRESS
DJNZ
                          lpcntr,GETRCODE1
                                                   ;done?
                  INC
12
                          RCPTR
         **********
          Increment Rolling Code by 3
enp;
  INCRCBY3:
                  srp
                          #REGGRP10
                  ADD
                          @rcptr, #3d
                                                  ;Add 3 to Rolling Code
                  LD
                          bitptr, #3d
  INCRNEXT:
                  INC
                          rcptr
                  ADC
                          @rcptr,#0
                  DJNZ
                          bitptr, INCRNEXT
       Store updated Rolling Code in EEPROM
                                           ; SAME BUTTON STILL
                  CALL
                          CKB1
                          ACODE19BM, AC19 ; PRESSED?
                  СP
                          nz, SCHTOPP
                  jр
                  srp
                          #REGGRP60
                  ADD
                          ADDRESS, #2
                                          ;START EEPROM ADDRESS
  SAVRCODE:
                  LD
                          lpcntra, #2
  SAVRCODE1:
                  LD
                          MTEMPH, @RCPTR
                                          ;hi byte
                  DEC
                          RCPTR
                  LD
                          MTEMPL, @RCPTR
                                           ;lo byte
                  CALL
                          WRITEMEMORY
                          RCPTR
                  DEC
                  DEC
                          ADDRESS
                  DJNZ
                          lpcntra, SAVRCODE1
                  INC
                          RCPTR
```

AZ

```
qet ACODEOBM-ACODE18BM from eeprom
                  srp
                           #REGGRP40
                  ld
                           address,#9
                                                     ;highest eeprom addr
                  ld
                           acodeptr, #ACODE18BM
                                                     ; highest acode ram addr
 GETACODE:
                  CALL
                           READMEMORY
                  ld
                           @acodeptr,mtemph
                                                     ;hi byte
                  DEC
                           acodeptr
                  CP:
                           acodeptr, #4Fh
                                                     ;4fh? done?
                           z, ACODONE
                  JR
                  ld
                           @acodeptr,mtempl
                  DEC
                           address
                  djnz
                           acodeptr, GETACODE
 ACODONE:
         Mirror RCX0,1,2,3 into RCMIR0,1,2,3 and zero MSB
MIRROR:
                  srp
                           #REGGRP10
                  ld
                           codeptr, #RCMIR3
                                                    ;RCMIR3 FIRST
NBYTE:
                  ld
                          bitptr,#08d
                                                    ; set bit counter to 7
SHIFT:
                  RL
                           @rcptr
                                                     ; shift RC into carry
RRC
                          @codeptr
                                                     ; shift carry into mirror
                  DJNZ
                          bitptr, SHIFT
IJ.
                  CP
                           codeptr, #RCMIR3
                                                    ; if RCMIR3 then
: 2
                          nz, NOTRC3
                  JR
lag la
                  AND
                          RCMIR3, #011111111b
                                                    ; set bit 7 RCMIR3 to 0
NOTRC3:
                  DEC
                          codeptr
                                                    ;next rcmir
                  INC
                          rcptr
z# E
                  CP
                          codeptr, #35H
"i<sub>f</sub>
                  JR
                          nz, NBYTE
sub
                          rcptr,#4
         Trinary conversion & store in TRC0-TRC19
                          #REGGRP00
                  srp .
                                           ;set reg pntr
                  LD
                          lpcntr, #36H
                                           ;ZERO OUT TRC PREVIOUS TRINARY #'s
ZAGN:
                  DEC
                          lpcntr
                 CLŔ
                          @lpcntr
                  CP
                          lpcntr, #20H
                  JR
                          nz, ZAGN
                 LD
                          TRCXX, #TRC19
                 LD
                          RCPTR, #20
CALCTRNY:
                 CP
                          RCPTR, #01
                                           ; calc trinary number
                 JR
                          z,X3XX1
                                           ٠.
                 CALL
                          ENTR3
                 СP
                          RCPTR, #02
                                           ;=2?
                 JR
                          z, TRICONVXX
                 SUB
                          RCPTR, #2
                 LD
                          tcntr, RCPTR
                 ADD
                          RCPTR, #2
```

```
CALL
                             ENTR3A
    ADDAGN:
                     CALL
                             AD3XX
                                               ;add to itself
                     CALL
                             AD3XX
                     CALL
                             XFER
                     DJNZ
                              tcntr, ADDAGN
                                               ; TCNTR=0?
                              TRICONVXX
                     JR
    X3XX1:
                     LD
                             x3xabcd, #01h
                     clr
                             x3xabcd1
                     clr
                             x3xabcd2
                     clr
                             x3xabcd3
    TRICONVXX:
                     SBC
                             RCMIR0, x3xabcd
                     SBC
                             RCMIR1, x3xabcd1
                     SBC
                              RCMIR2, x3xabcd2
                             RCMIR3, x3xabcd3
                     SBC
                     JR
                              C, ADDXXBK
   INCTRCXX:
                     INC
                              @TRCXX
                     JR
                              TRICONVXX
:[]
ı.[]
   ADDXXBK:
                     CCF
                     LD
                             lpcntr,x3xabcd
IJ)
                     ADC
                             RCMIR0, lpcntr
ļ.=l
                     LD
                              lpcntr,x3xabcdl
: = | = :
                     ADC
                             RCMIR1, lpcntr
                     LD
                             lpcntr,x3xabcd2
ļ,ţ,
                     ADC
                             RCMIR2, lpcntr
u.
                     LD
                             lpcntr, x3xabcd3
15
                     ADC
                             RCMIR3, lpcntr
ļ.n.b
                    DEC
                             RCPTR
                                               ; next lower power of 3
                    DEC
                                               ; done with TRC00-TRC19 ?
                             TRCXX
ta h
                             TRCXX, #SYNC1
                     CP
                                               ; sync bit position?
'h<sub>a, i</sub>i
                             nz, NXCP
                     JR
                     DEC
                              TRCXX
                                               ;yes
   NXCP:
                     CP
                             TRCXX, #1FH
                                               ;no
ļ.sh
                             nz, CALCTRNY
                     JR -
            Transmit initialization
    ; *********************
           initialize RSFLAG *
                     tm
                             RS232IP, #RS232IM
                                                       ;DATA IN LO?
                     JR
                              z,disrscall
                     ld
                             RSFLAG, #0FFh
                                                       ;set rs232 call enable flag
   disrscall:
                              #REGGRP40
                     srp
                                                        ;set reg pntr
                                                        ; INITIALIZE SYNC1
                     LD
                              SYNC1, #02H
                              acodeptr,#ACODE0BM-1
                     LD
                                                        ;initialize
                             trcptr, #SYNCO
                     LD
                                                        ; for xmt
                             BITPTR, #OffH
                     LD
                     LD
                             CODEPTR, #SYNC0
                     LD
                             xmtreg, SYNCO
                     LD
                             FRMCTRH, #02H
                                                        ;04H INIT FRAME COUNTER H
                             FRMCTRL, #0A0H
                                                        ; OBH INIT FRAME COUNTER L
```

```
;address for RS232 xfer
;turn off RS232 output
                   clr
                           address
                   LD
                           RS232DOCOUNT, #11D
                                                    ;turn off RS232 input
                   LD
                           RS232DICOUNT, #0FFH
                                                    ;incoming data present
                                                     ;turn off rs232 command
                   LD
                           RSCOMMAND, #0FFH
                   clr
                           mtflag
                                                     ; initialize mtflag
          Wait for transmit INT
                   LD
                           IMR, #TIMER ON IMR
                                                     ; INT Mask enable
  LOOP:
                   ΕI
                                                     ;enable INT
                *********RS-232 Routine*********************
                  CP
  RSDATRDY:
                           RSCOMMAND, #OFFH ; RS232 DATA IN ?
                   JR
                           Z,XMTMTL
                  CP
                           mtflag,#0
                           z, RCVMTH
                   jr
IJ.
  RCVMTL:
                   LD
                           mtempl, RS232DI ; input mtempl
ų[]
                   ld
                           RSCOMMAND, #OFFH
(I)
                   clr
                           mtflag
                                            ;reset mtflag
                           WRITEMEMORY
                                            ;write mtempl to EEprom
                  call
lag la
                   call
                           READMEMORY
                                            ; read mtempl from EEprom
RS232DO, mtemph ; rs232 echo back
  XMTMTH:
                   ld
ld
                           RSSTART, #0FFH
                                            ;mtemph
clr
                           RS232DOCOUNT
                   ld
                           XMTFLAG, #0FFh
                                            ;set flag
ŧΞ
                   inc
                           address
hah
                           address, #16D
                   ср
                   jr
                           nz, XMTMTL
                   clr
                           address
                                            ;set address to 0
1225
                           XMTMTL
                   jr
                   ĺd
  RCVMTH:
                           mtemph, RS232DI ; mtemph
                   ld
                           RSCOMMAND, #OFFH
                   ld
                           mtflag, #OFFH
  XMTMTL:
                           XMTFLAG, #OFFh
                                            ;ck for xmt first byte
                   ср
                   jr
                           nz, CKSWS
                   ср
                           RS232DOCOUNT, #11D; test for output done
                           nz, CKSWS
                   jr
                   ĺd
                           RS232DO, mtempl ; echo back mtempl
                           RSSTART, #OFFH
                   1d
                   clr
                           XMTFLAG
  CKSWS:
                   CP
                                            ; FRAME CTR = 0?
                           FRMCTRH, #0
                   JR
                           nz, LOOP
                           FRMCTRL, #0
                   ср
                   JR.
                           nz, LOOP
  SCHTOPP:
                   STOP
           ********
          TIMER 1 INTERRUPT ROUTINE
              *****
  T1_INT:
                   CALL
                           CKB1
                  ΕI
                                            ; enable interrupt
                           RSFLAG, #0FFh
                                            ;RS232 CALL ENABLE FLAG
                   ĆР
                   JR
                           nz, BEGINT
```

```
call
                               RS232
                                                 ;RS232 I/O
                      push
                     INT pulse on P26*****
                               P2,#01000000B
                      OR
                                                 ;set P26 hi
                     NOP
                     AND
                               P2, #10111111b
                                                 ;set P26 lo
              *****FRAME 0 sync pulse on P26*************
                     CP
                               LPCNTR, #00H
                                                 ;testing frame sync pulse
                      JR
                               nz, NOSYNC
                                                 ;testing frame sync pulse
                     OR
                               P2,#01000000B
                                                 ;set frame sync pulse hi
                      JR
                               BEGINT
   ; NOSYNC:
                     AND
                               P2, #10111111b
                                                 ;set frame sync pulse lo
   BEGINT:
                     INC
                               BITPTR
                                                 ;next bit
                     CP
                               LPCNTR, #00
                                                 ; LPCNTR 0 ?
Ęį
                     JR
                               nz, NEXT
ij.
                     CP
                               BITPTR, #00
                                                 ;BITPTR 0 ?
i.E.J
                     JR
                               nz, NEXT
                     SUB
                               FRMCTRL, #1
                                                 ; DECREMENT FRAME COUNTER
20 1
                     SBC
                               FRMCTRH, #0
: 42
   NEXT:
                     CALL
                               TMX
                                                 ;XMT next bit
L.J
                     CP
                               LPCTR, #45
                                                 ;nibble 45?
1,4,
                     JR
                               nz, CKBP5
                               BITPTR, #1
   CKBP3:
                     CP
: 2
                     ĴR
                               z,BP00
les la
                     IRET
   CKBP5:
                     CP
                               BITPTR, #03h
                               z,BP00
ıak
                     JR
                     IRET
4,4
   BP00:
                                                 ;reset bit pointer
;increment nibble pointer
                     LD
                               BITPTR, #OFFH
                     INC
                               LPCNTR
1206
   CK2145:
                     CP
                               LPCNTR, #21
                                                 ;1pcntr>20?
                     JR
                               mi, CK6790
                                                 ;no
   LP46:
                     CP
                               LPCNTR, #46
                                                 ;yes,lpcntr<46
                     JR
                               pl,CK6790
   XMR00:
                     LD
                               xmtreg, #3
                                                 ;yes
                     IRET
   CK6790:
                     CP
                               LPCNTR, #67
                                                 ;no
                     JR
                               mi,LP91
                     CP
                               LPCNTR, #91
                     JR
                               mi, XMR00
   LP91:
                     CP
                               LPCNTR, #91
                                                 ; LPCNTR=91?
                     JR
                               z, LPCTR00
   LPCTROORET:
                     TM
                               LPCNTR, #00000001b
                                                          ;LPCNTR bit0=0?
                               nz, INCACODE
                     JR
                     DEC
                               trcptr
                                                 ;no
                     LD
                               CODEPTR, trcptr
                     LD
                               xmtreg, @CODEPTR
                     IRET
   INCACODE:
                     INC
                               acodeptr
                                                 ;yes
                     LD
                              CODEPTR, acodeptr
                     LD
                               xmtreg, @CODEPTR
                     IRET
```

```
LPCTR00:
                  clr
                          LPCNTR
                          TRCPTR, #SYNC0
                  LD
                  LD
                          acodeptr, #ACODE0BM-1
                  LD
                          xmtreg, SYNC0
                  LD
                          CODEPTR, #SYNCO
                  IRET
          ADD TRINARY NUMBER TO ITSELF ROUTINE
              ********
                  ADD
                          x3xabcd,x3xtmp ;add to itself
  AD3XX:
                  ADC
                          x3xabcd1,x3xtmp1
                  ADC
                          x3xabcd2,x3xtmp2
                  ADC
                          x3xabcd3,x3xtmp3
                  ret
  XFER:
                  LD
                          x3xtmp,x3xabcd
                          x3xtmp1,x3xabcd1
                  LD
                  LD
                          x3xtmp2,x3xabcd2
1223
                  LD
                          x3xtmp3,x3xabcd3
ı,C
                  ret
  ENTR3:
                  LD
                          x3xabcd, #03h
                  clr
                          x3xabcd1
1=k
                  clr
                          x3xabcd2
:=|=:
                          x3xabcd3
                  clr
                  ret
1,1
ENTR3A:
                  LD
                          x3xtmp, #03h
                  clr
                          x3xtmp1
                  clr
                          x3xtmp2
ing h
                  clr
                          x3xtmp3
ret
                                                   ; BLANK TIME?
  : TMX
                  CP
                          XMTREG, #3
                  JR
                           z,SBOLO
                                                   ;yes
                  CP
                          XMTREG, #2
                                                   ; force trinary
                  JR
                          ule,XMM
                                                   ; TWO
                          XMTREG, #2
                  ld
  : MMX
                  LD
                          XMTREG1, XMTREG
                                                   ;no,get xmt code
                  COM
                          XMTREG1
                                                   ;compliment
                          XMTREG1, #00000011b
                                                   ;mask 2 LSB
                  AND
                                                    ; compare bitptr to xmtreg
                          XMTREG1, BITPTR
                  CP
                  JR
                          le,SBOHI
                          P0,#11111110b
                                                   ;set P00 lo
  SBOLO:
                  AND
                  RET
                           P0,#0000001b
                                                   ;set P00 hi
  SBOHI:
                  OR
                  RET
  ; WRITE WORD TO MEMORY
  ; ADDRESS IS SET IN REG ADDRESS
  ; DATA IS IN REG MTEMPH AND MTEMPL
  ; RETURN ADDRESS IS UNCHANGED
  WRITEMEMORY:
                                          ; SAVE THE RP
                  push
                         RP
```

```
#REGGRP40
                   srp
                                          ; set the register pointer
                   call
                                           ; output the start bit
                           serial, #00110000B ; set byte to enable write SERIALOUT ; output the byte
                   ld
                           SERIALOUT
                   call
                                                   ; reset the chip select
                   and
                           csport, #csl
                   call
                           STARTB
                                          ; output the start bit
                           serial, #01000000B ; set the byte for write serial, address ; or in the address SERIALOUT ; output the byte
                   ld
                   or
                   call
                   ld
                           serial, mtemph
                                                   ; set the first byte to write
                   call
                           SERIALOUT
                                                   ; output the byte
                           serial, mtempl
                                                   ; set the second byte to writ
   е
                   call
                           SERIALOUT
                                                    ; output the byte
                                           ; wait for the ready status ; output the start bit
                   call
                           ENDWRITE
                           STARTB
                   call
                           serial
                   clr
                                           ; set byte to disable write
                   call
                           SERIALOUT
                                                   ; output the byte
ij
                   and
                           csport, #csl
                                                    ; reset the chip select
pop
                                                    ; reset the RP
                   ret
aa b
  ; READ WORD FROM MEMORY
; ADDRESS IS SET IN REG ADDRESS
; DATA IS RETURNED IN REG MTEMPH AND MTEMPL
; ADDRESS IS UNCHANGED .
CKB1
                  CALL
                   push
                           RP
                           #REGGRP40
**
                   srp
                                          ; set the register pointer
١٠... إ
                        STARTB ; output the start bit serial, #10000000B ; preamble for read
                   call
123
                   ld
                                                   ; or in the address
                   or
                           serial,address
                   call
                           SERIALOUT
                                                   ; output the byte
                   call
                           SERIALIN
                                                  ; read the first byte
                   1.0
                                                  ; save the value in mtemph
; read teh second byte
                           mtemph, serial
                   call
                           SERIALIN
                           mtempl, serial
                   ld
                                                  ; save the value in mtempl
                           csport, #csl
                   and
                                                  ; reset the chip select
                   pop
                           RP
                   ret
   START BIT FOR SERIAL NONVOL
  ; ALSO SETS DATA DIRECTION AND AND CS
  STARTB:
                        P2M, #P2M_INIT ; set port 2 mode forcing output mode
                   ld
   data
                           csport, #csl
                   and
                   and
                           clkport, #clock1
                                                          ; start by clearing t
  he bits
                  and
                           dioport, #dol
                                                  ; set the chip select
; set the data out high
                  or
                           csport, #csh
                  or
                           dioport, #doh
                  or
                           clkport, #clockh
                                                   ; set the clock
```

```
and
                            clkport, #clockl
                                                      ; reset the clock low
                    and
                            dioport, #dol
                                                      ; set the data low
                    ret
                                                      : return
   ; END OF CODE WRITE
  ENDWRITE:
                            P2M, # (P2M_INIT+1)
                    1 d
                                                      ; set port 2 mode forcing inp
  ut mode data
                            csport, #csl
                                                      ; reset the chip select
                    and
                   nop
                                                      ; delay
                            csport, #csh
                                                      ; set the chip select
                    or
  ENDWRITELOOP:
                    WDT
                                                      ; kick the dog
                    ср
                            LPCNTRA, #1
                    jr
                            nz, EWRLP
                    call
                            CKB1
  EWRLP:
                   ld
                            temph, dioport
                                                      ; read the port
                    and
                            temph, #doh
                                                      ; mask
                            z, ENDWRITELOOP ; if the bit is low then loop till we
                   jr
:[]
   are done
ı,[]
                   and
                            csport, #csl
                                                      ; reset the chip select
                            P2M, #P2M INIT
                                             ; set port 2 mode forcing output mode
II)
                    ld
                    ret
22 1
= q
= q;;
[ ; SERIAL OUT
  ; OUTPUT THE BYTE IN SERIAL
  SERIALOUT:
                            P2M, #P2M INIT ; set port 2 mode forcing output mode
1===
   data
                    là
                            templ, #8H
                                                      ; set the count for eight bit
set S
SERIALOUTLOOP:
                   rlc
                            serial
                                                      ; get the bit to output into
The carry
                                                      ; output a zero if no carry
                    jr
                            nc, ZEROOUT
  ONEOUT:
                   or
                            dioport, #doh
                                                      ; set the data out high
                   or
                            clkport, #clockh
                                                      ; set the clock high
                   and
                            clkport, #clockl
                                                      ; reset the clock low
                   and
                            dioport, #dol
                                                      ; reset the data out low
                   djnz
                            templ, SERIALOUTLOOP
                                                      ; loop till done
                   ret
                                                      ; return
  ZEROOUT:
                   and
                            dioport, #dol
                                                      ; reset the data out low
                            clkport, #clockh
                   or
                                                      ; set the clock high
                   and
                            clkport, #clockl
                                                      ; reset the clock low
                   and
                            dioport, #dol
                                                      ; reset the data out low
                   djnz
                            templ, SERIALOUTLOOP
                                                      ; loop till done
                                                      ; return
  ; SERIAL IN
   INPUTS A BYTE TO SERIAL
  SERIALIN:
                            P2M, # (P2M_INIT+1)
                   ld
                                                    ; set port 2 mode forcing inp
```

```
ut mode data
                    ld
                            templ, #8H
                                                      ; set the count for eight bit
   SERIALINLOOP:
                                                      ; set the clock high
                    or
                            clkport, #clockh
                    rcf
                                                      ; reset the carry flag
                            temph, dioport
                                                      ; read the port
                    ld
                    and
                            temph, #doh
                                                      ; mask out the bits
                    jr
                            z, DONTSET
                    scf
                                                      ; set the carry flag
   DONTSET:
                   rlc
                            serial
                                                      ; get the bit into the byte
                            clkport, #clockl
                                                      ; reset the clock low
                    and
                    djnz
                            templ, SERIALINLOOP
                                                      ; loop till done
                    ret
                                                      ; return
ı.[]
           RS232 DATA ROUTINES
lank
           enter rs232 start with word to output in rs232do
, , , , ,
  RS232OSTART:
                    clr
                            rsstart
                                                      ; one shot
                    ld
                            rs232odelay,#6d
                                                      ; set the time delay to 3. mS
                                                      ; start with the counter at 0
                    clr
                            rs232docount
ŧŧ
                    and
                            RS2320P, #RS2320C
                                                      ; clear the output
lac b
                            NORSOUT
                    jr
  RS232:
                    push
                                                      ; save the rp
                    srp
                            #REGGRP10
                                                      ; set the group pointer
١,, إ
                            RSSTART, #OFFH
                                                      ; test for the start flag
                    ср
                    jr
                            z, RS232OSTART
RS2320UTPUT:
                            rs232docount,#11d
                                                      ; test for last
                    ср
                            nz, RS232R
                    jr
                            RS2320P, #RS2320S
                    or
                                                      ; set the output idle
                            NORSOUT
                    JR
   RS232R:
                    djnz
                            rs232odelay, NORSOUT
                                                               ; cycle count time de
   lay
                    inc
                            rs232docount
                                                               ; set the count for t
   he next cycle
                                                               ; set the carry flag
                    scf
   for stop bits
                                                               ; get the data into t
                            rs232do
                    rrc
   he carry
                    jr
                            c, RS232SET
                                                               ; if the bit is high
   then set
                            RS2320P, #RS2320C
                    and
                                                               ; clear the output
                            SETTIME
                                                      ; find the delay time
                    jr
   RS232SET:
                            RS232OP, #RS232OS
                                                               ; set the output
                    or
   SETTIME:
                            rs232odelay,#6d
                                                      ; set the data output delay
                    ld
                            rs232docount, #00000001b; test for odd words
                    tm
                            z, NORSOUT
                                                               ; if even done
                    jr
```

```
ld
                           rs232odelay, #7d
                                                     ; set the delay to 7 for odd
                                                              ; this gives 6.5 * .51
  2mS
  NORSOUT:
  RS232INPUT:
                           rs232dicount, #0FFH
                                                              ; test mode
                   ср
                                                              ; if receiving then j
                           nz, RECEIVING
                   jr
  ump
                                                              ; test the incoming d
                           RS232IP, #RS232IM
                   tm
  ata for lo start bit
                                                              ; if the line is stil
                   jr
                           nz, NORSIN
  l idle then skip
                                                              ; start at 0
                   clr
                            rs232dicount
                           rs232idelay,#3
                                                              ; set the delay to mi
                   ·ld
  RECEIVING:
                                                              ; skip till delay is
                   djnz
                           rs232idelay, NORSIN
iii up
                   inc
                            rs232dicount
                                                              ; bit counter
:[]
                            rs232dicount, #10d
                                                              ; test for last timeo
                   ср
ut
Ü
                            z, DIEVEN
                   jr
                            RS232IP, #RS232IM
                                                              ; test the incoming d
tale
                   t.m
.≝ ata
                                                              ; clear the carry .
                   rcf
; if input bit not set skip s
                            z, SKIPSETTING
                   jr
Hetting carry
                                                              ; set the carry
                   scf
| SKIPSETTING:
                                                              ; save the data into
                            rs232di
                   rrc
the memory
lea b
                            rs232idelay, #6d
                                                              ; set the delay
                   ld
                            rs232dicount, #00000001b; test for odd
١٠. [
                   tm
                            z, NORSIN
                                                              ; if even skip
                   jr
(])
                                                              ; set the delay
                            rs232idelay, #7
                   ld
1--1
                            NORSIN
                   jr
  DIEVEN:
                                                              ; turn off the input
                   ld
                            rs232dicount, #0FFH
  till next start
                                                              ; save the value
                            rscommand, rs232di
                   ld
                            rsccount
                                                              ; clear the counter
                   clr
  NORSIN:
                                                              ; return the rp
                   pop
                            rp
                   ret
                                              ********
                           CKB*******
                                                     ; HIT WDT
                   WDT
  CKB1:
                            P3,#S1
                                                     ;switch 1 pressed?
                   tcm
                   jр
                            nz, CKB2
                                             ; ,#S1B39 yes
                   clr
                            AC19
                   ld
                            RCP, #RC10B
                                                     ;set rcptr s1
                   RET
                                                     ;no, switch 2 pressed?
                            P3, #S2
  CKB2:
                   tcm
                            nz, CKB3
                   jр
                   ld
                            AC19, #S2B39
                                             ; yes
                            RCP, #RC20B
                                                     ;set rcptr s2
                   ld
                   RET
                            P3.#S3
                                                     ;no, switch 3 pressed?
  CKB3:
                   tcm
```

	jp 1d 1d RET	nz,HELL AC19,#S3B39 RCP,#RC30B	; yes	set rcptr s3;
HELL: ; ; ; in the state of the	NOP JY STOP FILL FILL FILL FILL FILL FILL FILL FILL FILL FILL FILL FILL FILL	CKB1		

; T0 SET_TO 2uS clear each edge if timer extension times out then clear radio ; T1 set to 1uS for 256 uS roll to turn on the interrupts and to generate the 1 mS

Bit 35	Bit 37	Bit 39	ID_BIT	Туре
0	0	Add In	0	Normal CMD
0	1	Add In	1	Touch code
0	2	Add In	2	Security
1	0	Add In	3	IR Protector
1	1	Key ID	4	Wall control
1	2	Key ID	5	Up Down CMD
2	0	Key ID	6	Up Down Stop
2	1	Don't learn	7	Open Door Indicator
2	2	Don't learn	8	Aux Function

20-2F OPERATION BACK TRACK

30-3F FORCE BACK TRACE

		•	
check_sum_value TIMER_0 TIMER_0_EN TIMER_1_EN	equ. equ. equ.	0A2H 10H 03H 0CH	
P01M_INIT	.equ	00000100B	; set mode p00-p03 out
P2M_INIT	upe.	00100100B	
P3M_INIT	.equ	00000011B	; set port3 p30-p33 ANALOG input
P01S_INIT	.equ	00000000B	
P2S_INIT	.equ	00100110B	
P3S_INIT	.equ	00000000B	
; PERIODS			································
MONOPER	.equ	38D	; MONOSTABLE PERIOD *4mS
RTOPERIOD	.equ	130D	; period *4mS => min 4* period
; INTERRUPT			
ALL_ON_IMR	.equ	00111001b	; turn on int for radio
RETURN_IMR	.equ	00111001b	; return on the IMR

Counter group

CounterGroup	.equ	00	; counter group
LastM1Match	.equ	05H	; last match 1 delay location
LastMatch	.equ	06H	; last matching code address
LoopCount	.equ	07H	; loop counter
CounterA	.equ	08H	; counter translation MSB
CounterB	:equ	09H	:
CounterC	.equ	0AH	:
CounterD	.equ	0BH	; counter translation LSB
MirrorA -	.equ	0CH	; back translation MSB
MirrorB	.equ	0DH	:
MirrorC	.equ	0EH	:
MirrorD	.equ	0FH	, back translation LSB
	•		,

loopcount countera counterb counterc counterd mirrora mirrorb	.equ .equ .equ .equ .equ .equ	r7 r8 r9 r10 r11 r12 r13 r14	·	
mirrord mirrord	.equ .equ	r14 r15		

; LEARN MODE SWITCHES AND ERASE


•			
LearnModeGroup SW_B CmdSwitch LearnDebounce	.equ .equ .equ	10H LearnModeGroup LearnModeGroup+1 LearnModeGroup+2	; ; command switch ; learn switch debouncer
LearnTimer	.equ	LearnModeGroup+3	; learn timer
SkipRadio	.equ	LearnModeGroup+4	; flag to skip the radio read
ClearCount	.equ	LearnModeGroup+5	;
EraseTimer	.equ	LearnModeGroup+6	; erase timer
BIT13	.equ	LearnModeGroup+7	•
BIT1P5	.equ	LearnModeGroup+8	•
ID_B	.equ	LearnModeGroup+9	:
LASTBIT	.equ	LearnModeGroup+10	:
PAST_MATCH	.equ	LearnModeGroup+11	:
Mono	.equ	LearnModeGroup+13	•
RadioTimeOut	.equ	LearnModeGroup+14	; radio time out
SwitchSkip	.equ	LearnModeGroup+15	;
cmdswitch	.equ	r1	•
learndb	.equ	r2	:
learnt	.equ	r3	•
skipradio	.equ	r4	•
eraset	.equ	r6	,
rto	.equ	r14	•
mono	.equ	r13	•
	•		•

; LEARN EE GROUP FOR LOOPS ECT

********	***************	*****
.equ	20H	;
upe.	LearnEeGroup	•
.equ	LearnEeGroup+1	:
.equ	LeamEeGroup+2	;
.equ	LearnEeGroup+3	; counter value memory
.equ	LearnEeGroup+4	; counter value memory
.equ	LearnEeGroup+5	•
.equ	LearnEeGroup+6	; memory temp
.equ	LearnEeGroup+7	; memory temp
.equ	LearnEeGroup+8	; memory temp
.equ	LearnEeGroup+9	; serial data to and from nonvol memory
.equ	LearnEeGroup+10	; address for the serial nonvol memory
.equ	LearnEeGroup+11	; timer 0 extend dec every T0 int
upe.	LearnEeGroup+12	; 4 mS counter
	upe. upe. upe. upe. upe. upe. upe. upe.	.equ LearnEeGroup .equ LearnEeGroup+1 .equ LearnEeGroup+2 .equ LearnEeGroup+3 .equ LearnEeGroup+5 .equ LearnEeGroup+6 .equ LearnEeGroup+7 .equ LearnEeGroup+8 .equ LearnEeGroup+9 .equ LearnEeGroup+10 .equ LearnEeGroup+11

T125MS	.equ	LearnEeGroup+13	; 125mS counter
COUNTP5H	.equ	LearnEeGroup+14	; counter value memory
COUNTP5L	.equ	LearnEeGroup+15	; counter value memory
temph templ temp cmp mtemph mtempl mtemp serial address t0ext t4ms t125ms	.equ .equ .equ .equ .equ .equ .equ .equ	r0 r1 r2 r5 r6 r7 r8 r9 r10 r11 r12 r13	; memory temp; memory temp; memory temp; memory temp; serial data to and from nonvol memory; address for the serial nonvol memory; timer 0 extend dec every T0 int; 4 mS counter; 125mS counter


; RADIO GROUP	*****	****	
, RadioGroup	.equ	30H	:
RTemp	.equ	RadioGroup	; radio temp storage
RTempH	.equ	RadioGroup+1	; radio temp storage high
RTempL	.equ	RadioGroup+2	; radio temp storage low
RTimeAH	.equ	RadioGroup+3	; radio active time high byte
RTimeAL	.equ	RadioGroup+4	; radio active time low byte
RTimelH	.equ	RadioGroup+5	; radio inactive time high byte
RTimeIL	.equ	RadioGroup+6	; radio inactive time low byte
RadioP5H	.equ	RadioGroup+7	; .5 code storage
RadioP5L	.equ	RadioGroup+8	; 5 code storage
PointerH	.equ	RadioGroup+9	:
PointerL	.equ	RadioGroup+10	:
AddValueH	.equ	RadioGroup+11	:
AddValueL	.equ	RadioGroup+12	:
RadioC	.equ	RadioGroup+13	; radio word count
Radio1P5H	.equ	RadioGroup+14	; 1.5 code storage
Radio1P5L	.equ	RadioGroup+15	; 1.5 code storage
rtemp	.equ	r0	; radio temp storage
rtemph	.equ	rî	; radio temp storage high
rtempl	.equ	r 2	; radio temp storage low
rtimeah	.equ	r3	; radio active time high byte
rtimeal	.equ	r4	; radio active time low byte
rtimeih	.equ	r5	; radio inactive time high byte
rtimeil	.equ	r6	; radio inactive time low byte
radiop5h	.equ	r7	; radio .5 code storage
radiop5l	.equ	r8 .	; radio .5 code storage
pointerh	.equ	r9	:
pointerl	.equ	r10	
addvalueh	.equ	r11	
addvaluel	.equ	r12	:
radioc	.equ	r13	; radio word count
radio1p5h	.equ	r14	; radio 1.5 code storage
radio1p5l	.equ	r15	; radio 1.5 code storage



05		4.01.4	
CheckGroup	.equ	40H	
check_sum	.equ	rO	; check sum pointer
rom_data	.equ	n	
test_adr_hi	.equ	r2 -	
test_adr_lo	.equ	13	
rflag	.equ	r4	
test_adr	.equ	m2	
pradioa	.equ	r6	
pradiob	.equ	r7	
pradioc	.equ	r8	
pradiod	.equ	r9	
pradioe	.equ	r10	•
pradiof	.equ	r11	
pradiog	.equ	r12	
pradioh	.equ	r13	-
Check_Sum	.equ	CheckGroup+0	; check sum reg for por
Rom_Data	.equ	CheckGroup+1	; data read
RFlag	.equ	CheckGroup+4	; radio flags
RInFilter	.equ	CheckGroup+5	; radio input filter
PRadioA	.equ	CheckGroup+6	; past recieved value
PRadioB	.equ	CheckGroup+7	; past recieved value
PRadioC	.equ	CheckGroup+8	; past recieved value
PRadioD	.equ	CheckGroup+9	; past recieved value
PRadioE	.equ	CheckGroup+0AH	; past recieved value
PRadioF	.equ	CheckGroup+0BH	; past recieved value
PRadioG	.equ	CheckGroup+0CH	; past recieved value
PRadioH	.equ	CheckGroup+0DH	; past recieved value
	•	•	, ,

; Timer group with rs232 data

TimerGroup	.equ	50H	
rs232do	.equ	r 5	
rs232di	.equ	r6	
rscommand	.egu	r7	
rs232docount	.equ	r8	
rs232dicount	.equ	r9	
rs232odelay	.equ	110	
rs232idelay	.equ	r1:1	
rs232ccount	.equ	r12 .	
rs232page	.equ	r13	
rsccount	.equ	r14	
rsstart	.equ	r15	
RADIO_CMD	0.001	Time or Chester (OL)	
TaskSwitch	.equ	TimerGroup+0H	; radio command
	.equ	TimerGroup+2H	
SysDisable	.equ	TimerGroup+3H	; system disable timer
ADD2	.equ	TimerGroup+4H	;



0000H

.word

.word

.word

RadioNegInt

000CH

000CH

.org

A-25

;IRQ0 P3.2 n

;IRQ1, P3.3

;IRQ2, P3.1

```
USE P3.0 FROM 28 PIN
                                                      ;IRQ4, T0
                               TimerZeroInt
                        .word
                                                      ;IRQ5, T1
                               TimerOneInt
                        .word
                        .page
                        000CH
                .org
  WATCHDOG INITILIZATION
· start:
                                                      ; turn off the interrupt for init
 START:
                di
                WDH
                                                      ; kick the dog
                WDT
           Internal RAM Test and Reset All RAM = mS
                                                       ; point to control group use stack
                        #0F0h
                srp
                                                      ;r15= pointer (minimum of RAM)
                lď
                        r15,#4
 write_again:
                                                       ; KICK THE DOG
                WDT
                ld
                        r14,#1
 write_again1:
                                                       ;write 1,2,4,8,10,20,40,80
                ld
                        @r15,r14
                                                       then compare
                        r14,@r15
                ср
                        ne,system_error
                jr
                 rl
                        r14
                        nc,write_again1
                jr
                                                       ;write RAM(r5)=0 to memory
                        @r15
                 clr
                        r15
```

RadioPosint

.word

inc

СР

r15,#7FH

ult,write_again

;IRQ3, P3.2 p FOR EMULATION

Check	sum Test	a a******
t:		
srp	#CheckGroup	
lď	test_adr_hi,#07H	
ld	test_adr_lo,#0FFH	;maximum address=fffh
WDT	•	; KICK THE DOG
ldc	rom_data,@test_adr	read ROM code one by one
add	check_sum,rom_data	;add it to checksum register
decw	test_adr	;increment ROM address
jr	nz,add_sum	;address=0 ?
ср	check_sum,#check_sum_value	
	system_ok	
jr	z,system_ok	;check final checksum = 00 ?
-		
	P2,#11011101B	; turn on the LED to indicate fault
	srp Id Id WDT Idc add decw jr	srp #CheckGroup Id test_adr_hi,#07H Id test_adr_lo,#0FFH WDT Idc rom_data,@test_adr add check_sum,rom_data decw test_adr jr nz,add_sum cp check_sum,#check_sum_value

	ld	P2M,#P2M_INIT	; turn on the LED to indicate fault
	jr	system_error	
system_ok:	.byte	256-check_sum_value	
	WDT		; kick the dog
	srp	#LearnModeGroup	; set the group
	ld Id Id Id Id	eraset,#0FFH CmdSwitch,#0FFH learnt,#0FFH learndb,#0FFh RSCommand,#0FFH RS232DoCount,#11D	; set the erase timer ; set the switch debouncer ; set the learn timer ; set the learn debounce ; turn off the rs232 command ; turn off the rs232 output
,	*****	*******************************	
STACK INIT	ILIZATIO	ON	******
, SetStack:		·	
	clr ld	254 255,#STACKTOP	; set the start of the stack
•		***************************************	*****
; TIMER INITI	LIZATIC	N ••••••	******
	ld ld clr cir ld	PRE0,#00001001B PRE1,#00000111B T0 T1 TMR,#00001111B	; set the prescaler to / 2 for 8Mhz ; set the prescaler to / 1 for 8Mhz ; set the counter to count FF through 0 ; set the counter to count FF through 0 ; turn on the timers and load
		************************	******
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	174710	, ·	•
PORT INITII	_IZATIOI	N ••••••••••••••••••••••••••••••••••••	*******
***************************************	ld Id Id Id Id	P0,#P01S_INIT P2,#P2S_INIT P3,#P3S_INIT P01M,#P01M_INIT P3M,#P3M_INIT P2M,#P2M_INIT+1	; RESET all ports ; ; set mode ; set port3 p30-p33 input analog mode ; set port 2 mode
***************************************	ld Id Id Id Id	P0,#P01S_INIT P2,#P2S_INIT P3,#P3S_INIT P01M,#P01M_INIT P3M,#P3M_INIT P2M,#P2M_INIT+1	; set mode ; set port3 p30-p33 input analog mode ; set port 2 mode
	ld Id Id Id Id	P0,#P01S_INIT P2,#P2S_INIT P3,#P3S_INIT P01M,#P01M_INIT P3M,#P3M_INIT P2M,#P2M_INIT+1	; set mode ; set port3 p30-p33 input analog mode ; set port 2 mode





;·····································			
.++++++++++++++++++++++++++++++++++++++			
SetInterrupts:			
	ld	IPR,#0000001B	; set the priority to timer
	ld	IMR,#ALL_ON_IMR	; turn on the interrupt
	clr	IRQ	; CLEAR IRQ'S

•			•
; MAIN LOOP	, *******	*********	*****
; MainLoop:			•
Mairicoop.	ei		; enable interrupt
	and	P2,#01111111b	; turn off the flag
•	WDT	12,#01111110	; kick the dog
	Id	P01M,#P01M_INIT	; set mode
		P3M,#P3M INIT	; set port3 p30-p33 input analog mode
	ld		; set port 2 mode
	ld	P2M,#P2M_INIT+1	, set port 2 mode
	call	LEARN	; do the learn switch
TestRS232:	Call	LLANN	, do the leath owner.
1681H3232.		#TimerGroup	•
	srp		; test for starting a transmission
	ср	rsstart,#0FFH	; if starting a trans skip
	jr	z,skiprs232	; test for the off mode
	cp	rscommand,#0FFH	, lest for the on mode
	jr	z,skiprs232	, took for autout dans
	ср	rs232docount,#11d	; test for output done
	jr	nz,skiprs232	; if not the skip
;	ср	rscommand,#30H	; test for switch data
,	jr	nz,TEST34	
;	clr	rs232do	; clear the data
;			. As at assistant anno
;	ср	LearnDebounce,#0FFH	; test switch one
;	jr	nz,SW1OUT	and the constant the solution
;	or	rs232do,#0000001B	; set the marking bit
;SW1OUT:			
;	ср	CmdSwitch,#0FFH	; test switch 2
;	jr	nz,SW2OUT	;
;	or	rs232do,#00000010B	; set the marking bit
;SW2OUT:			
;	ф	LeamTimer,#0FFH	; test for learn 1
•	jr	nz,L1OUT	
:	or	rs232do,#00001000B	; set the marking bit
:L1OUT:			•
:			
•	jr	VacSwOpen	;
, TEST34:	•		
1201011	ф	rscommand,#34H	; test for page 0
	jr	nz,TEST35	, , , , ,
_	j. Id	rs232page,#00H	;
_	jr	RS232PageOUT	•
TEST35:	3'		
123133.	CD.	rscommand,#35H	; test for page 1
	cp ir	nz,TEST38	, 1001 in hada .
•	jr	112, 1 20 1 00	

	ld	rs232page,#10H	;
D0000D 0!	IT.		
RS232PageOl		SkinDadia #0EEH	; set the skip radio flag
	ld	SkipRadio,#0FFH	; turn off the switch testing for port
	dec	SwitchSkip	; direction control
	ld	Address,rsccount	; find the address
	rcf	Address, iscount	, into the address
	rrc	Address	•
	or	Address,rs232page	•
	call	ReadMemory	; read the data
	ld	rs232do,MTempH	, road the data
	tm	rsccount,#01H	; test which byte
	ir	z,RPBYTE	, took milen by to
	j. Id	rs232do,MTempL	
RPBYTE:		p_	
111 0112.	ср	rsccount,#1FH	; test for the end
	jp	nz,STARTOUT	,
LASTRPM:	cir	rsccount	; reset the counter
VacSwOpen:	•		•
vason o pom	dec	rsstart	; set the start flag
	ld	rscommand,#0FFH	; turn off command
		•	; return
skiprs232:			
	jp	SKIPRS232	
	**		
TEST38:			
•	ср	rscommand,#38H	; test memory
	jr	nz,SKIPRS232	
	İd	rs232do,#0FFH	; flag set to error to start
	srp	#LearnEeGroup	
	dec	SwitchSkip	; skip testing the switches
	ld	SkipRadio,#0FFH	; set the skip radio flag
	ld	mtemph,#0FFH	; set the data to write
	call	WRITEALL	; write all the words
	call	TESTALL	; test all memory
	ld .	. mtemph,#000H	; set the data to write
	call	WRITEALL	; write all memory
	call	TESTALL	; test for the data retension
CLEARALL:			
	call	CLEARCODES	; reset the memory for code
	clr	RS232DO	; flag all ok
MEMORYER		500	
	ld	RSCommand,#0FFH	; turn off command
STARTOUT:	•		, and to the post address
	inc	rscount	; set to the next address ; set the start flag
	dec	RSStart -	, set the start hag
CKIDDC000			
SKIPRS232:	-l-	SwitchSkip	; clear the skip switches flag
	cir	SkipRadio	; clear the skip radio flag
	clr	Skiphaulo	, clear the skip radio hag
- ,	cm.	#LearnModeGroup	;
	srp	#LeaitiModeGioup	•
SINGLE:			
SINGLE.	CD	mono,#MONOPER	; test for the period
	ср	HORO, WISHOUT LIT	, toot lot the polled





T50700V0	jr and Id	ult,TESTCONS P2,#11110111b mono,#0FFH	; if not then test constant output ; clear the output ;	
	TESTCONS: TurnOffOutput:	di cp jr	rto,#RTOPERIOD ult,SIGDONE	; test for the timeout
	SIGDONE:	and Id	P2,#11101111b rto,#0FFH	; clear the output
	TOGGLE:	jp	MainLoop	; loop forever
	WRITEALL:	ld ld clr	mtempl,mtemph TestVal,mtemph address	; ; ; start at address 00
	WRITELOOP1	WDT call inc cp jr ret	WRITEMEMORY address address,#40H nz,WRITELOOP1	; ; do the next address ; test for the last address
	TESTALL: READLOOP1:	clr	address	; start at address 0
THE COURT	·	WDT call cp jp cp inc cp jr ret	ReadMemory mtemph,TestVal nz,MEMORYERROR mtempl,TestVal nz,MEMORYERROR address address,#40H nz,READLOOP1	; read the data ; test the value ; if error mark ; test the value ; if error mark ; set the next address ; test for the last address ;

; Timer 0 interrupt

TimerZeroInt:

ср

T0Ext,#00

; test for the roll

jr

z,ClearRadioTimeout T0Ext ; if at the roll time out

dec iret ; decrement the time extension

ClearRadioTimeout:

call ClearCounter

; clear the counter

push RP

; for the Clear radio code segment

jp ClearRadio

; clear the radio data





; Radio interrupt from a edge of the radio signal


	******	2 edge of the radio signal	**********
RadioNegInt: RadioPosInt:	and Id jr	IMR,#11111110b RTemp,#0000001B RadioEdge	; turn off the interrupt for 256uS ; mark which edge
	and Id jr	IMR,#11110111b RTemp,#00000000B RadioEdge	; turn off the interrupt for 256uS ; mark which edge
RadioEdge:			
	push srp Id Id tm jr tm	RP #RadioGroup rtemph,T0Ext rtempl,T0 IRQ,#00010000b z,RIncDone rtempl,#10000000b	; save the reg pair ; set the register pointer ; read the upper byte ; read the lower byte ; test for a pending timer interrupt ; done ; test for the rollover
RincDone:	jr dec	z,RIncDone rtemph	; if not the rolled value skip inc ; increase the timer msb
RTimeOk:	call	ClearCounter	; clear the counter
RTimeDone:	com	rtemph rtempl	; flip to find the period ;
. •	cp jr	rtemp,#0 z,ActiveTime	; test the port for the edge ; if it was the active time then branch
InActiveTime: GolnActive:	cp jr jr	RInFilter,#0FFH z,GoInActive RADIO_EXIT	; test for active last time ; if so continue ; if not the return
ClearCounter:	clr ld ld jr	RInFilter rtimeih,rtemph rtimeil,rtempl RADIO_EXIT	; set flag to inactive ; transfer the period to inactive ; ; return
ClearCounter.	ld ld ld ld ld and ret	TMR,#00001000b TMR,#00001001b TMR,#00001000b TMR,#00001010b T0Ext,#0FFH IRQ,#11100110b	turn off timer 0; load t0; restart the timer; reset the timer; turn off pending int
ActiveTime:	cp jr jr	RInFilter,#00H z,GoActive RADIO_EXIT	; test for active last time ; if so continue ; if not the return

GoActive:



		ld ld	RInFilter,#0FFH rtimeah,rtemph	; ; transfer the period to active
	GotBothEdges:	ld	rtimeal,rtempl	;
	GOLDONIE OGCO.	ei		; enable the interrupts
		ср	radioc,#0	; test for the blank timing
		jr inc	nz,INSIG radioc	; if not then in the middle of signal ; set the counter to the next number
		ср	rtimeih,#30h	; test for the min 24.5 mS
		jr	ult,ClearJump	; if not then clear the radio
		ср	rtimeah,#00h	; test first the min sync
•		jr CD	nz,SyncOk rtimeal,#80H	; first byte 00 if not great enough ; test for 256uS min
		cp ir	ult,ClearJump	; if less then clear the radio
	SyncOk:	•	•	
		ф	rtimeah,#9h	; test for the max time 4.6mS
		jr	uge,ClearJump	; if not clear
	SETP5:		rtimeah,#02h	: test for 1.5 vs .5
		cp jr	uge,O1P5MSFLAG	; set the 1.5 flag
	P5MSFLAG:	•		•
		or	RFlag,#01000000b	; set the 0.5ms memory flag
		clr clr	radiop5h radiop5l	; clear the memory
		clr	COUNTP5H	; clear the memory
		clr	COUNTP5L	;
	O4 DENACEL AC	jr	DONESETP5	; do the 2X
	O1P5MSFLAG	: and	RFlag,#10111111b	; set the 1.5ms memory flag
		clr	radio1p5h	; clear the memory
		cir	radio1p5l	;
		clr clr	COUNT1P5H COUNT1P5L	; clear the memory
	DONESETP5:	CII	00014111 32	
	RADIO_EXIT:			
		pop	ub.	; done return
		iret		, cone retain
	ClearJump:			
	;	or ·	P2,#1000000b	; turn of the flag bit for clear radio
		jp	ClearRadio	; clear the radio signal
	INSIG:			
		ср	rtimeih,#0AH	; test for the max width 5.16
		jr ~~	uge,ClearJump rtimeih,#00h	; if too wide clear ; test for the min width
		cp jr	nz,ISigOk	; if greater then 0 then signal ok
	•	ф	rtimeil,#080h	; test for 256us min
	10:-01	jr	ult,ClearJump	; if not then clear the radio
	ISigOk:	ф	rtimeah,#0AH	; test for the max width
		jr	uge,ClearJump	; if too wide clear
		ф	rtimeah,#00h	; if greater then 0 then signal ok









			•
SKIP_ID_ZE	3O·		
O(W _!O_22.	cp jr	radioc,#19d z,SWITCHID	; test for the switch id ; if so then branch
CIMITOLIID	ld add add add ir	rtemph,ID_B ID_B,rtemph ID_B,rtemph ID_B,BIT1P5 Radio1P5R	; save the special bit ; *3 ; *3 ; add in the new value
SWITCHID:	ld cp jr clr jr	SW_B,BIT1P5 ID_B,#03d ule,Radio1P5R BIT1P5 Radio1P5R	; save the switch ID ; test for the add in values ; add in if 3 < ; else dont add in
RCP5INC:			
	tm jr	radioc,#0000001b z,COUNTP5INC	; test for even odd number ; if odd number counter
RadioP5INC:	ld ld jr	pointerh,#RadioP5H pointerl,#RadioP5L AddAll	; else radio ; get the pointer ;
COUNT1P5IN	ı.c.	•	
COUNTIFSIN	ld	pointorh #COLINITADELL	. mak Ah a matataa
COUNTP5ING	ld ir	pointerh,#COUNT1P5H pointerl,#COUNT1P5L AddAll	; get the pointer ;
COUNTESING	, .		
	ld ld jr	pointerh,#COUNTP5H pointerl,#COUNTP5L AddAll	; get the pointers ;
AddAll:			
AddAll.	ld ld	rtemph,@pointerh rtempl,@pointerl	; get the value
	ld ld	addvalueh,@pointerh addvaluel,@pointerl	; get the value ;
	add adc	addvaluel,rtempl addvalueh,rtemph	; add x2 ;
•	add adc	addvaluel,rtempl addvalueh,rtemph	; add x3
	add adc	addvaluel,BIT1P5 addvalueh,#00h	; add in new number ;
ALLADDED:	ld ld	@pointerh,addvalueh @pointerl,addvaluel	; save the value ;
TWENTY?:	inc	radioc	; increase the counter
	and	RFlag,#11011111B	; clear the bit for 10 bits
	ср	radioc,#21D	; test for 20
	jp	nz,RRETURN	; if not then return
•	tm	RFlag,#00010000B	; test flag 20 bit code







	jr	nz,KNOWCOE).)E	; if the second 20 bits received
FIRST20:	,			, if the second 20 bits received
	or	RFlag,#000100	000B	; set the flag
	clr	radioc		; clear the radio counter
	jp	RRETURN		; return
GOT20CODE	:			,
•	ср	ID_B,#07d		; test for the don't use ones
	jp	uge,ClearRadio	o	; clear don't use
	ср	ID_B,#04d		; test for the don't add in ones
	jr	uge,KNOWCO		; if so then don't add in
	add	COUNTIP5L,S		; add in switch id
14101110000	adc	COUNT1P5H,#	#00h	•
. KNOWCODE:				

, Toomalaka Aba			******	**********************
	counte	r back to normal		
; start	4		_	
; Counte	erA	CounterB	CounterC	CounterD
; 00 : MirrorA		00 Minns - D	Count1P5H	Count1P5L
	٠,	MirrorB	MirrorC	MirrorD
; 00		00	CountP5H	CountP5L -
,				
•	orn	#Caumta=C		
	srp clr	#CounterGroup		; set the group
	clr	countera		; clear the counter Msb value
	ld	counterb	T4Dett	;
	ld	counterc,COUN		; Set the value to count1p5
	clr	counterd,COUN mirrora	II IPSL	;
	clr	mirrorb		; Set the mirror (temp reg for now)
	ld		DELL	; to countp5
	ld ld	mirrorc,COUNT		;
	call	mirrord,COUNT AddMirrorToCou		
	ld	loopcount,#3	unter	; find countp5 * 3^10 + count1p5
	call	RotateMirrorAdo		·
	ld	loopcount,#2	,	
	call	RotateMirrorAdo		•
	ld	loopcount,#2	,	•
	cali	RotateMirrorAdo		:
	ld	loopcount,#2	,	•
•	call	RotateMirrorAdo	1	
	ld	loopcount,#1	•	•
•	call	RotateMirrorAdd		•
	ld	loopcount,#3	•	•
•	call	RotateMirrorAdd	1	•
	ld	loopcount,#1		•
	call	RotateMirrorAdd		· •
	ld	loopcount,#1		•
	call	RotateMirrorAdd	,	•
,	•		•	•
MirrorTheCount	er:			
	call	MirrorCounter		; mirror the counter
CounterCorrecte	ed:			, the counter
	ср	SkipRadio,#0FFI	Н	; test for the skip radio flag
	jp	z,ClearRadio		; if active do not test the cpde
	ср Ср	LearnTimer,#0FF	=H	; test for in learn mode
	•			, iout for in loan mode





STORECODE:	jp	z,TESTCODE	; if not in learn the test the code
DCODESTORE	=.		
DOODESTOR		PRadioA,radio1p5h	; test all 8 memorys for a match
•	cp ir	nz,PP_NOT_M_D	; if no match skip
	jr en	PRadioB,radio1p5l	; test all 8 memorys for a match
	cp :-	nz,PP_NOT_M_D	; if no match skip
	jr		; test all 8 memorys for a match
	cp :-	PRadioC,radiop5h	; if no match skip
	jr	nz,PP_NOT_M_D	; test all 8 memorys for a match
	cp	PRadioD,radiop5l	
	jr	nz,PP_NOT_M_D	; if no match skip
	ср	PRadioE,MirrorA	; test all 8 memorys for a match
	jr	nz,PP_NOT_M_D	; if no match skip
	ср	PRadioF, MirrorB	; test all 8 memorys for a match
	jr	nz,PP_NOT_M_D	; if no match skip
	ср	PRadioG,MirrorC	; test all 8 memorys for a match
	jr	nz,PP_NOT_M_D	; if no match skip
	cp ·	PRadioH,MirrorD	; test all 8 memorys for a match
	jr	nz,PP_NOT_M_D	; if no match skip
MatchedForSto	ore:		
	srp	#LearnEeGroup	
	call	TESTMATCH	; test for a matching code
	ср	address,#0FFH	; test for a match
	jr	nz,WRITEAGAIN	; if so store AGAIN for counter
	ĺd	address,#1FH	; set the address
	call	ReadMemory	; read the value
	add	mtemph,#4d	; find the next address
	ф	mtemph,#1CH	; test for out of range
	jr	ult,GOTDADDRESS	:
	clr	mtemph	•
GOTDADDRES			•
GOTONDOTTE	ld	mtempl,mtemph	:
	ld	address,#1FH	; store the new address
	cali	WRITEMEMORY	
	ld	address,mtemph	; set the code address to write
	call	WRITE_D_CODE	; output the D code
		NOWRITESTORE	; reset the learn mode
	jr	NOVERTIESTONE	, reset the learn mode
WRITEAGAIN	. :		
AAKIIEAGAIIA		WRITE D_CODE	; output the D code
	call	##HIE_D_CODE	, output the D code
NOWDITECTO	יסר.	•	
NOWRITEST		DO #00000010B	; turn off the LED for flashing
•	or	P2,#0000010B	; turn off the learn mode
	ld	LearnTimer,#0FFH	: disable command from learn
	clr	RadioTimeOut	; disable command from learn ; set for the next code
	jr	ClearRadio	; set for the flext code
		7	
		•	
PP_NOT_M_D			
	ld	PRadioA,radio1p5h	; save the present into the past
-	ld	PRadioB,radio1p5l	; save the present into the past
	ld	PRadioC,radiop5h	; save the present into the past
	ld	PRadioD,radiop5l	; save the present into the past
	ld	PRadioE,MirrorA	; transfer the value
	ld	PRadioF,MirrorB	





	ld ld	PRadioG,MirrorC PRadioH,MirrorD	
	10	. Triadion, illinors	; reset radio
. 	0000000000	*****************	
; Clear interru	pt		
, ClearRadio:			
•	tm	RFlag,#0000001B	; test for receiving without error
	jr	z,SKIPiRTO	; if flag not set then donot clear timer
•	clr	RadioTimeOut	; clear radio timer
SKIPIRTO:	_		h his said a said a
	clr	RadioC	; clear the radio counter
	clr	RFlag	; clear the radio flags
RRETURN:		55	. see at the DD
	pop	RP	; reset the RP
	iret		; return
.00000000000000	****	**************	**********************
; rotate mirro	r LoopC	ount * 2 then add	
RotateMirrorA	\dd:		
	_	·	, along the comp
	rcf		; clear the carry
	ric	mirrord	į
	ric	mirrorc	j
	rlc	mirrorb	
	rlc	mirrora	i Lana Alli dana
.0000000000000000	djnz	loopcount,RotateMirrorAdd	; loop till done
; Add mirror f	to counte	er	·
.0000000000000000000000000000000000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	**************************************
AddMirrorToC			
	add	counterd,mirrord	•
•	adc	counterc, mirrorc	•
	adc	counterb,mirrorb	•
	adc	∞untera,mirrora	1
	ret		
,000000000000000	*****	 	\$
; Add mirror	to count	er 	\$
, MirrorCounte	r:		
,	ldi	loopcount,#32d	; set the number of bits
MirrorLoop:		•	
	rrc	countera	; move the bits
	rrc	counterb	•
	rrc	counterc	;
	rrc	counterd	•
	rlc	mirrord	•
	rlc	mirrorc	:
-	пс	mirrorb	, :
	пс	mirrora .	•
	djnz	loopcount, Mirror Loop	; loop for all the bits
	ret	100p00d11t,14111101E00p	1 rook to: an are are



Test the radio code for matching	
	000000
TESTCODE:	
and P2,#11111101B ; turn on the LED for fla	ashina
	asi iirig
· · · · · · · · · · · · · · · · · · ·	ntoh.
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
or P2,#00000010B ; turn off the LED for fla	asning
cp Address,#0FFH ; test for no match	
jp z,TEST_TC_SEC ; if no match try toucho	ode and sec
D_CODE_MATCH:	
cp RadioTimeOut,#0FFH ; test for the timeout	
jr z,NewCode ; if timer inactive then I	ook for a new
cp LastM1Match,Address ; test for the same add	
jr nz,NewCode ; if not then test for a n	
clr RadioTimeOut ; reclear the timer	
jp ClearRadio ; and update the past	
NewCode:	
srp #CheckGroup ; set the rp call TESTCOUNTER ; test the counter for in	range
cp CMP,#0AAH ; test for counter in ran	
jr z,GOT_D_CMD ; got a command save	
cp CMP,#07FH ; test for outside of - wi	naow .
jr z,UPDATE_PAST ; if so skip resync	
cp PAST_MATCH,Address ; test for the same add	
jr nz,UPDATE_PAST ; if not then update the	past value
ld pradioa,MirrorA ; transfer the value	
ld pradiob,MirrorB	
ld pradioc, MirrorC	
ld pradiod, MirrorD	
sub pradiod,pradioh	•
sbc pradioc,pradiog	
sbc pradiob,pradiof	
sbc pradioa,pradioe ; find the difference	
cp pradioa,#00 ; test for less then 4 aw	av ·
jr nz,UPDATE_PAST ; if not then update the	
cp pradiob,#00	pac
jr nz,UPDATE_PAST ; if not then update the	nact
· · · · · · · · · · · · · · · · · · ·	pasi
cp pradioc,#00 jr nz,UPDATE PAST ; if not then update the	noct
	pasi
	-
jr z,UPDATE_PAST ;	
cp pradiod,#04d	
jr ugt,UPDATE_PAST ; if not then update the	past
GOT_D_CMD:	•
call STORE_D_COUNTER ; save the new counter	value
D_RADIO_COMMAND	
cp SysDisable,#32d ; test for 4 seconds	
jr ult,TEST_TC_SEC ; if not test tc and sec	
cp RadioTimeOut,#RTOPERIOD ; test for first reception	





NOTP3A: NOTP3: NOTP3S:	jr clr or xor clr	ult,NOTP3A Mono P2,#00011000B P2,#01000000B RadioTimeOut	; if second reception skip t and mono ; clear the monostable ; turn on the constant ; toggle the T output ; clear the timer
	,,	.200_020	, test to and sec
NOTNEWMA	TCH: Id jp	LearnTimer,#0FFH ClearRadio	; set the learn timer "turn off" ; clear the radio
UPDATE_PA	ST: Id Id Id Id Id Id Id Id	PAST_MATCH,Address pradioe,MirrorA pradiof,MirrorB pradiog,MirrorC pradioh,MirrorD ClearRadio	; save the past address ; transfer the value ; reset the radio
, ; We kr	now the	code does not match but if it was	s our touch code
·		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	***********
TEST_TC_SE	EC: srp cp jr cp ir cp jr	#LearnEeGroup ID_B,#1d z,TC_SEC ID_B,#2d z,TC_SEC ClearRadio	; test for the touch code ; jump if so ; test for the security transmitter ; jump if so
TEST_TC_SE	srp cp jr cp jr	#LearnEeGroup ID_B,#1d z,TC_SEC ID_B,#2d z,TC_SEC	; test for the touch code ; jump if so ; test for the security transmitter ; jump if so
	srp cp jr cp jr ip Id call cp jr cp jr	#LearnEeGroup ID_B,#1d z,TC_SEC ID_B,#2d z,TC_SEC ClearRadio address,#01d ReadMemory mtemph,Radio1P5H nz,NO_TC_MATCH mtempl,Radio1P5L nz,NO_TC_MATCH	; test for the touch code ; jump if so ; test for the security transmitter ; jump if so ; set the start addresss for the fixed ; read the word at this address ; test for the match ; if not matching do the next address ; test for the match ; if not matching do the next address
TC_SEC:	srp cp jr cp jr ld call cp jr cp jr dec	#LearnEeGroup ID_B,#1d z,TC_SEC ID_B,#2d z,TC_SEC ClearRadio address,#01d ReadMemory mtemph,Radio1P5H nz,NO_TC_MATCH mtempl,Radio1P5L nz,NO_TC_MATCH address	; test for the touch code ; jump if so ; test for the security transmitter ; jump if so ; set the start addresss for the fixed ; read the word at this address ; test for the match ; if not matching do the next address ; test for the match
TC_SEC: NEXT_D: MatchedCheck	srp cp jr cp jr dec kCounter call cp jr	#LearnEeGroup ID_B,#1d z,TC_SEC ID_B,#2d z,TC_SEC ClearRadio address,#01d ReadMemory mtemph,Radio1P5H nz,NO_TC_MATCH mtempl,Radio1P5L nz,NO_TC_MATCH address	; test for the touch code ; jump if so ; test for the security transmitter ; jump if so ; set the start addresss for the fixed ; read the word at this address ; test for the match ; if not matching do the next address ; test for the match ; if not matching do the next address
TC_SEC: NEXT_D: MatchedCheck TC_SEC_Stor	srp cp jr cp jr call cp jr dec kCounter call cp jr e: call	#LeamEeGroup ID_B,#1d z,TC_SEC ID_B,#2d z,TC_SEC ClearRadio address,#01d ReadMemory mtemph,Radio1P5H nz,NO_TC_MATCH mtempl,Radio1P5L nz,NO_TC_MATCH address TESTCOUNTER CMP,#0AAH	; test for the touch code ; jump if so ; test for the security transmitter ; jump if so ; set the start addresss for the fixed ; read the word at this address ; test for the match ; if not matching do the next address ; test for the match ; if not matching do the next address ; test for the address ; reset the address ; test the counter for in range ; test for within range
TC_SEC: NEXT_D: MatchedCheck	srp cp jr cp jr ip ld call cp jr dec kCounter call cp jr e: call nter: inc	#LeamEeGroup ID_B,#1d z,TC_SEC ID_B,#2d z,TC_SEC ClearRadio address,#01d ReadMemory mtemph,Radio1P5H nz,NO_TC_MATCH mtempl,Radio1P5L nz,NO_TC_MATCH address TESTCOUNTER CMP,#0AAH nz,SkipStoreCounter	; test for the touch code ; jump if so ; test for the security transmitter ; jump if so ; set the start addresss for the fixed ; read the word at this address ; test for the match ; if not matching do the next address ; test for the match ; if not matching do the next address ; reset the address ; reset the address ; test the counter for in range ; test for within range ; if not kip storing the counter





```
ult,NEXT_D
                jr
                                                        ; if not the last address then try again
GOTNO_TC_MATCH:
                        ClearRadio
                jр
        Test the radio code counter and compares
                CMP
                00 => counter the same
                FF => counter out of range
                AA => counter in range
                7F => counter within - window no resync
                Address for test in address
TESTCOUNTER:
               push
                       RP
                                                        ; save the RP
                       #CheckGroup
                                                        set the rp
                srp
               inc
                       Address
                                                        set the address to the 2x position for
                       Address
               inc
               call
                       ReadMemory
                                                        read the value
               ld
                       pradioa,MTempH
                                                        temp storage
               ld
                       pradiob, MTempL
               inc
                       Address
               call
                       ReadMemory
                                                        : read the value
               sub
                       Address,#3d
                                                        reset the address
               ld
                       pradioc,MTempH
                                                        temp storage
               ld
                       pradiod,MTempL
               ф
                       MirrorA, pradioa
                                                        test first for the match
                       nz,NM_COUNTER
               įr
                                                        if not then test count position
                       MirrorB, pradiob
               ср
                       nz,NM_COUNTER
               jr
                                                        ; if not then test count position
                       MirrorC, pradioc
               СР
                       nz,NM_COUNTER
               ir
                                                        ; if not then test count position
                       MirrorD, pradiod
               ср
               jr
                       nz,NM_COUNTER
                                                       ; if not then test count position
               ld
                       CMP,#00h
                                                       ; flag the match
CounterRet:
                       RP
               pop
               ret
NM_COUNTER:
                       pradioa,#0FFH
                                                       ; test for the roll over
               ф
                       nz,NORMALN
               jr
                                                       ; if not test normally
               ф
                       pradiob,#0FFH
                                                       ; test for the roll over
               jr
                       nz,NORMALN
                                                       ; if not test normally
                       MirrorA,#0H
               CP
                                                       ; test for the rollover
                       nz, NORMALN
               jr
                                                       ; if not test normally
                       MirrorB,#0H
                                                       ; test for the rollover
               ф
                       nz, NORMALN
               jr
                                                        if not test normally
                                                        at roll com past add pres
               call
                       Complement
               add
                       pradiod, MirrorD
                                                        add the 2
               adc
                       pradioc, MirrorC
               adc
                       pradiob, Mirror B
```

adc

pradioa, Mirror A

•			
	ср	pradioc,#12d	; window 3072 or 1024 activations
	jr.	ule,COUNTOK	,
COUNTOUT:	,		
	call	Complement	; find the - difference
	ср	pradioa,#00	test for within 00000400H
	jr	nz,OutOfWindow	
	cp	pradiob,#00	•
	jr	nz,OutOfWindow	•
	,, ср	pradioc,#00000100B	•
	ir	ugt,OutOfWindow	•
	j. Id	CMP,#7FH	mark the -window function
	ir	CounterRet	; return
	ינ	oodinen let	, return
OutOfWindow	:		
	Id	CMP,#0FFH	; set the bad count flag
	jr	CounterRet	; return
COUNTOK:	3,		, , , , , , , , , , , , , , , , , , , ,
	ld	CMP,#0AAH	; set the count flag ok
	jr	CounterRet	; return
NORMALN:	٠,		. •
	sub	pradiod,MirrorD	: subtrace to find difference
	sbc	pradioc,MirrorC	:
	sbc	pradiob,MirrorB	•
	sbc	pradioa,MirrorA	:
	call	Complement	; make positive
	cp	pradioa,#00	; test for to large
	jr	nz,COUNTOUT	; if so out of window
	ср	pradiob,#00	; test for to large
•	įr	nz,COUNTOUT	; if so out of window
	ср	pradioc,#11D	; window for 1024
	jr	ule,COUNTOK	:
	Ír	COUNTOUT	,
	•		
Complement:			•
•	com	pradiod	; Complement the temp reg
	com	pradioc	
	com	pradiob	•
	com	pradioa	•
	ret	•	
,	******	*************************	*************************
		TEST THE NON ROLLING PAR	
; ISAM	IATCH F	RETURNS THE ADDRESS ELSI	E RETURNS FF
,	*******	***************************************	***************************************
TESTMATCH:		•	
TEOT D ACT	·	•	
TEST_D_COD		11	
NEVT B SSS	clr	address	; start at address 0
NEXT_D_COD		D 10.4	
- ,	call	ReadMemory	; read the word at this address
	cp	mtemph,RadioP5H	; test for the match
	jr	nz,NO_D_MATCH	; if not matching then do next address
	сф	mtempl,RadioP5L	; test for the match
	jr	nz,NO_D_MATCH	; if not matching then do next address

inc address ; set the second half of the code call ReadMemory ; read the word at this address CP mtemph,Radio1P5H ; test for the match nz,NO D MATCH2 jr ; if not matching do the next address mtempl, Radio 1P5L ф ; test for the match nz,NO_D_MATCH2 jr ; if not matching do the next address dec address ; reset the address **TMEXIT** ; return with the address of the match NO_D_MATCH: address ; set the address to the next code NO_D_MATCH2: add address,#3d ; set the address to the next code address,#1CH ф ; test for the last address ult,NEXT_D_CODE jr ; if not the last address then try again GOTNO_D_MATCH: ld address,#0FFH ; set the no match flag ret TMEXIT: ld LastM1Match, LastMatch ; delay line ld LastMatch,address ; save the address for radio timeout ret

LEARN DEBOUNCES THE LEARN SWITCH 80mS
TIMES OUT THE LEARN MODE 30 SECONDS
DEBOUNCES THE LEARN SWITCH FOR ERASE 6 SECONDS

LEARN:

srp #LearnModeGroup cp cmdswitch,#236D jr nz,ReleaseDone clr cmdswitch ; set the group ; test for the debouncer release

; if not then test for set ; clear the debouncer

ReleaseDone:

cmdswitch,#20D UGT,CLEARRA ; test for switch 2 set

multi2:

cp cmdswitch,#20D jr nz,TESTLEARN ; test for switch 2 set ; if not then test learn

SW2isSET:

ld

ф

jr

cmdswitch,#0FFH

; set the debouncer

CMDSW:

clr mono xor P2.#0

; clear the timer

or

clr

P2,#01000000B P2,#00011000B

; toggle ; set

CLEARRA:

rto

TESTLEARN:

cp learndb,#236D jr nz,LEARNNOTRELEASED

D

; test for the debounced release ; if not released then jump





	clr	learndb	; clear the debouncer
	ret		; return
LEARNNOTE	RELEAS	FD:	
	ф	learnt,#0FFH	; test for learn mode
	jr	nz,INLEARN	; if in learn jump
	сp	learndb,#20D	; test for debounce period
	jr	nz,ERASETEST	; if not then test the erase period
SETLEARN:	•	,	,
	clr	learnt	; clear the learn timer
	ld	learndb,#0FFH	; set the debouncer
	and	P2,#11111101b	; turn on the led
ERASETEST	- :		
	ср	leamdb,#0FFH	; test for learn button active
	jr	nz,ERASERELEASE	; if button released set the erase timer
	ф	eraset,#0FFH	; test for timer active
	jr	nz,ERASETIMING	; if the timer active jump
	clr	eraset	; clear the erase timer
ERASETIMIN	NG:		
	сp	eraset,#48D	; test for the erase period
	jr .	z,ERASETIME	; if timed out the erase
ED A CETIMAE	ret		; else we retum
ERASETIME		D2 #2222212F	. A
	or Id	P2,#0000010b	; turn off the led
	call	skipradio,#0FFH CLEARCODES	; set the flag to skip the radio read
	clr	skipradio	; clear all codes in memory
	CII	SNIPIAUIO	; reset the flag to skip radio
	ld	learnt,#0FFH	; set the learn timer
	ret	104111,1101 111	; return
ERASERELE			, rotairr
,	ld	eraset,#0FFH	; turn off the erase timer
•	ret	,	; return
			·
INLEARN:			•
	ф	learndb,#20D	; test for the debounce period
	jr	nz,TESTLEARNTIMER	; if not then test the learn timer
	id	leamdb,#0FFH	; set the learn db
TESTLEARN			
	ĊΦ	learnt,#240D	; test for the learn 30 second timeout
leeneu.	jr	nz,ERASETEST	; if not then test erase
learnoff:		P2 #0000040P	. Assemble and About and
	or lat	P2,#0000010B	; turn off the led
	ld Id	learnt,#0FFH	; set the learn timer
		leamdb,#0FFH	; set the learn debounce
	jr	ERASETEST	; test the erase timer

; WRITE WORD TO MEMORY ; ADDRESS IS SET IN REG ADDRESS ; DATA IS IN REG MTEMPH AND MTEMPL ; RETURN ADDRESS IS UNCHANGED

WRITEMEMORY:		
push	RP	; SAVE THE RP
srp	#LearnEeGroup	; set the register pointer
call ld call and call ld or call ld call ld call call call d call rel call	STARTB serial,#00110000B SERIALOUT csport,#csl STARTB serial,#01000000B serial,address SERIALOUT serial,mtemph SERIALOUT serial,mtempl SERIALOUT ENDWRITE STARTB serial,#00000000B SERIALOUT csport,#csl RP	; output the start bit ; set byte to enable write ; output the byte ; reset the chip select ; output the start bit ; set the byte for write ; or in the address ; output the byte ; set the first byte to write ; output the byte ; set the second byte to write ; output the byte ; wait for the ready status ; output the start bit ; set byte to disable write ; output the byte ; reset the chip select ; reset the RP

READ WORD FROM MEMORY
ADDRESS IS SET IN REG ADDRESS
DATA IS RETURNED IN REG MTEMPH AND MTEMPL
ADDRESS IS UNCHANGED

ReadMemory:

RP push srp #LearnEeGroup ; set the register pointer call **STARTB** ; output the start bit ld serial.#10000000B ; preamble for read or serial.address ; or in the address **SERIALOUT** call ; output the byte **SERIALIN** ; read the first byte call mtemph, serial ld ; save the value in mtemph SERIALIN ; read teh second byte call ; save the value in mtempl ld mtempl,serial csport,#csl ; reset the chip select and RP pop

WRITE D CODE TO 4 MEMORY ADDRESS
CODE IS IN Radio1P5H Radio1P5L RadioP5H RadioP5L
CODE IS IN Count1P5H Count1P5L CountP5H CountP5L

WRITE_D_CODE:

ret

push RP ; set the register pointer ld mtemph,RadioP5H ; transfer the data





	ld ·	mtempl,RadioP5L	;
	call	WRITEMEMORY	; write the temp bits
	inc	address	; next address
	ld	mtemph,Radio1P5H	; transfer the data
	ld	mtempl,Radio1P5L	;
	call	WRITEMEMORY	; write the temps
	inc	address	; next address
STORE_COL		and a second of the second	: transfer the data
	ld	mtemph, MirrorA	, transfer the data
,	ld	mtempl,MirrorB WRITEMEMORY	; write the temps
	call inc	address	: next address
	ld	mtemph,MirrorC	transfer the data
	ld .	mtempl, MirrorD	, ;
	call	WRITEMEMORY	; write the temps
	dec	address	; reset the address
	dec	address	;
	dec	address	;
	pop	RP	;
•	ret		; return
		•	
STORE_D_C			
	push	RP	; ; set the register pointer
	srp	#LearnEeGroup	, set the register pointer
•	inc	address	·
	inc	address STORE_COUNTER	•
	jr	STORE_OCCUTENT	
		•	
		•	
.00000000000000000000000000000000000000	******	****************	
	FOR SEF	RIAL NONVOL	
	FOR SEF	RIAL NONVOL IRECTION AND AND CS	
	FOR SEF	RIAL NONVOL	************
	FOR SEF S DATA D	RIAL NONVOL IRECTION AND AND CS	**************************************
, ALSO SET	FOR SEF S DATA D	RIAL NONVOL IRECTION AND AND CS P2M,#P2M_INIT	; set port 2 mode
, ALSO SET	FOR SEF S DATA D Id and	RIAL NONVOL IRECTION AND AND CS P2M,#P2M_INIT csport,#csl	•
, ALSO SET	FOR SEF S DATA D Id and and	RIAL NONVOL IRECTION AND AND CS P2M,#P2M_INIT csport,#csl clkport,#clockl	; set port 2 mode; start by clearing the bits
, ALSO SET	FOR SEF S DATA D Id and and and and	RIAL NONVOL IRECTION AND AND CS P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol	; ; start by clearing the bits ;
, ALSO SET	FOR SEF S DATA D Id and and and and or	RIAL NONVOL IRECTION AND AND CS P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#csh	; ; start by clearing the bits ; ; set the chip select
, ALSO SET	FOR SEF S DATA D Id and and and or or	PIAL NONVOL PERCTION AND AND CS P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#csh dioport,#doh	; start by clearing the bits ; set the chip select ; set the data out high
, ALSO SET	Id and and or or or	PAM, #PAM_INIT csport, #csl clkport, #clockl dioport, #csh dioport, #csh dioport, #csh clkport, #cockh	start by clearing the bits set the chip select set the data out high set the clock
, ALSO SET	Id and and or or and	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#dol csport,#doh clkport,#clockh clkport,#dockh	start by clearing the bits set the chip select set the data out high set the clock reset the clock low
, ALSO SET	Id and and and or or and and and	PAM, #PAM_INIT csport, #csl clkport, #clockl dioport, #csh dioport, #csh dioport, #csh clkport, #cockh	start by clearing the bits set the chip select set the data out high set the clock
, ALSO SET	Id and and or or and and and and	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#doh clkport,#clockh clkport,#clockh clkport,#dockh clkport,#dockh clkport,#dockl dioport,#dol	start by clearing the bits set the chip select set the data out high set the clock reset the clock low set the data low return
, ALSO SET	Id and and or or and and and and	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#dol csport,#doh clkport,#clockh clkport,#dockh	start by clearing the bits set the chip select set the data out high set the clock reset the clock low set the data low return
STARTB:	Id and and or or and and ret	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#doh clkport,#clockh clkport,#clockl	start by clearing the bits set the chip select set the data out high set the clock reset the clock low set the data low return
, ALSO SET	Id and and or or and and ret	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#csh dioport,#doh clkport,#clockl dioport,#dockl dioport,#dockl dioport,#dockl	start by clearing the bits set the chip select set the data out high set the clock reset the clock low set the data low return
STARTB:	Id and and or or and and ret	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#csh dioport,#dockh clkport,#clockl dioport,#dockh clkport,#dockl dioport,#dockl	start by clearing the bits; set the chip select; set the data out high; set the clock; reset the clock low; set the data low; return
STARTB:	Id and and or or and and ret	P2M,#P2M_INIT esport,#csl clkport,#clockl dioport,#dol esport,#doh clkport,#dockh clkport,#dockh dioport,#dockl dioport,#dockl dioport,#dockl dioport,#dockl	start by clearing the bits; set the chip select; set the data out high; set the clock; reset the clock low; set the data low; return set port 2 mode
STARTB:	Id and and or or and and ret	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#csh dioport,#dockh clkport,#clockl dioport,#dockh clkport,#dockl dioport,#dockl	start by clearing the bits set the chip select set the data out high set the clock reset the clock low set the data low return set port 2 mode reset the chip select
STARTB:	Id and and or or and and ret	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#doh clkport,#clockl dioport,#doh clkport,#clockl dioport,#doh clkport,#dockl dioport,#dol	start by clearing the bits set the chip select set the data out high set the clock reset the clock low set the data low return set port 2 mode reset the chip select delay
STARTB:	Id and and or or and and ret	P2M,#P2M_INIT esport,#csl clkport,#clockl dioport,#dol esport,#doh clkport,#dockh clkport,#dockh dioport,#dockl dioport,#dockl dioport,#dockl dioport,#dockl	; start by clearing the bits ; set the chip select ; set the data out high ; set the clock ; reset the clock low ; set the data low ; return ; set port 2 mode ; reset the chip select ; delay ; set the chip select
; ALSO SET STARTB: ; END OF C	Id and and or or and and ret ODE WRI	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#doh clkport,#clockl dioport,#doh clkport,#clockl dioport,#doh clkport,#dockl dioport,#dol	start by clearing the bits set the chip select set the data out high set the clock reset the clock low set the data low return set port 2 mode reset the chip select delay
STARTB:	Id and and or or and and ret ODE WRI	P2M,#P2M_INIT csport,#csl clkport,#clockl dioport,#dol csport,#doh clkport,#clockl dioport,#doh clkport,#clockl dioport,#doh clkport,#dockl dioport,#dol	; start by clearing the bits ; set the chip select ; set the data out high ; set the clock ; reset the clock low ; set the data low ; return ; set port 2 mode ; reset the chip select ; delay ; set the chip select



and temph,#doh z, ENDWRITELOOP jr and csport,#csl ld P2M, #P2M INIT

; mask ; if the bit is low then loop ; reset the chip select

; set port 2 mode forcing output mode

SERIAL OUT OUTPUT THE BYTE IN SERIAL

SERIALOUT:

ld P2M, #P2M INIT ; set port 2 mode ld templ,#8H ; set the count for eight bits

SERIALOUTLOOP:

ret

; get the bit to output into the carry rlc serial ; output a zero if no carry nc,ZEROOUT jr

; return

ONEOUT:

dioport,#doh ; set the data out high or ; set the clock high clkport,#clockh or ; reset the clock low and clkport,#clockl ; reset the data out low and dioport,#dol

dinz templ, SERIALOUTLOOP

; loop till done

ret ZEROOUT:

> and dioport,#dol ; reset the data out low clkport,#clockh ; set the clock high or

> ; reset the clock low clkport,#clockl and ; reset the data out low and dioport,#dol

djnz templ, SERIALOUTLOOP ; loop till done

; return

SERIAL IN INPUTS A BYTE TO SERIAL

SERIALIN:

ld $P2M,\#(P2M_INIT+1)$; set port 2 mode

ld templ,#8H

; set the count for eight bits SERIALINLOOP:

clkport,#clockh ; set the clock high

> rcf ; reset the carry flag temph,dioport ; read the port ld

temph,#doh : mask out the bits and

z,DONTSET jr scf ; set the carry flag

DONTSET:

rlc serial ; get the bit into the byte : reset the clock low and cikport.#clockl dinz

templ, SERIALINLOOP ; loop till done ; return ret

A-46

RTOOK:

ei





CLEAR PAGE 0 CODES IN THE MEMORY **CLEARCODES:** push RP di disable interrupts SkipRadio,#0FFH ld #LearnEeGroup ; set the register pointer ld Radio1P5H,#0FFH ; set the codes to illegal codes ld Radio1P5L,#0FFH ld RadioP5H,#0FFH ld RadioP5L,#0FFH clr address ; set the page ld cmp,#07d ; erase 7 values ClearLoop: WRITE D CODE call ; clear this address add address,#4d ; next clear address djnz cmp,ClearLoop clr mtemph ; clear data clr mtempl ld address,#1FH ; set the address WRITEMEMORY call RP pop ret ; return TIMER UPDATE FROM INTERUPT EVERY .256mS TimerOneInt: inc **TaskSwitch** ; set to the next switch ld IMR, #RETURN_IMR ; turn on the interrupt TaskSwitch,#00000001b tm ; even odd nz,SkipRsRoutine ; do rs232 .5 mS jΓ call **RS232** ; do the serial SkipRsRoutine: tm TaskSwitch,#00000011B ; test for task 0,1,2 or 3 z,TASK1 jr ; task 1 every 1 mS TASKO: iret TASK1: push RP ONEMS: #LeamModeGroup ; set the register pointer srp inc T4MS ; increment the 4mS timer T125MS ; increment the 125 mS timer inc T4MS,#4D ; test for the time out ср nz,TEST125 ; if not true then jump FOURMS: cir T4MS ; reset the timer rto,#0FFh ; test for the end of the rto ф z,RTOOK jr · ; if the radio timeout ok then skip inc ; increment the rto rto

; enable the interrupts





MONOOK:	inc	mono	; increment the mono time out
	jr	nz,MONOOK	; if the mono timeout ok then skip
	dec	mono	; back turn
	cp	SwitchSkip,#00	;
	jr	nz,TEST125	test for the skip switches command
TESTSW1:	tm jr cp jr dec jr	P2,#00100000B z,SW1SET LearnDebounce,#00H z,TESTSW2 LearnDebounce TESTSW2 LearnDebounce	; test switch one ; if set jump ; test for min number ; if at min skip dec ; dec debouncer down ; next ; test for the max number
,	jr	z,TESTSW2	; if at max skip inc
	inc	LearnDebounce	; inc the debouncer
TESTSW2:	tm	P2,#00000100B	; test switch two
	jr	z,SW2SET	; if set jump
	cp	CmdSwitch,#00H	; test for min number
	jr	z,TESTSWDB	; if at min skip dec
	dec	CmdSwitch	; dec debouncer down
	jr	TESTSWDB	; next
SW2SET:	cp	CmdSwitch,#0FFH	; test for the max number
	jr	z,TESTSWDB	; if at max skip inc
	inc	CmdSwitch	; inc the debouncer
TESTSWDB:			
TEST125:	cp jr pop iret	T125MS,#125D z,ONE25MS RP	; test for the time out ; if true the jump
ONE25MS: TOG:	ei		; enable the interrupts
	clr cp jr	T125MS SysDisable,#0FFH z,DO12	; reset the timer ; test for the top
DO12:	inc	SysDisable	; count off the system disable timer
	cp	learnt,#0FFH	; test for overflow
LEARNTOK:	jr	z,LEARNTOK	; at roll over skip
	inc	learnt	; increase the learn timer
	cp	eraset,#0FFH	; test for overflow
	jr	z,ERASET1OK	; if at roll skip
	inc	eraset	; increase the erase timer
ERASET1OK:	рор	RP	

RS232 DATA ROUTINES

enter rs232 start with word to output in rs232do

NORSOUT

RS232OSTART:

push	Ф	; save the rp
snp	#TimerGroup	; set the group pointer
cir	RSStart .	; one shot
ld	rs232odelay,#6d	; set the time delay to 3. mS
clr	rs232docount	; start with the counter at 0
and	RS232OP,#RS232OC	; clear the output
ir	NORSOLIT	·

RS232:

cp RSStart,#0FFH jr z,RS232OSTAR RS232OUTPUT:	; test for the start flag
---	---------------------------

JR

or

ave the rp
et the group pointer
est for last
et the output idle
2

RS232R:

djnz inc	rs232odelay,NORSOUT rs232docount	; cycle count time delay ; set the count for the next cycle
scf rrc jr and jr	rs232do c,RS232SET RS232OP,#RS232OC SETTIME	; set the carry flag for stop bits ; get the data into the carry ; if the bit is high then set ; clear the output ; find the delay time

RS232SET:

RS232OP,#RS232OS ; set the output

SETTIME:

ld rs232odelay,#6d ; set the data output delay tm rs232docount,#00000001b ; test for odd words z,NORSOUT jr ; if even done rs232odelay,#7d ld ; set the delay to 7 for odd ; this gives 6.5 *.512mS

NORSOUT: RS232INPUT

RS232INPUT:			
RECEIVING:	cp jr tm jr clr ld	rs232dicount,#0FFH nz,RECEIVING RS232IP,#RS232IM nz,NORSIN rs232dicount rs232idelay,#3	; test mode ; if receiving then jump ; test the incoming data ; if the line is still idle then skip ; start at 0 ; set the delay to mid
_ = = • • • • • •	djnz	rs232idelay,NORSIN	; skip till delay is up

		inc cp jr	rs232dicount rs232dicount,#10d z,DIEVEN	; bit counter ; test for last timeout
		tm rcf jr	RS232IP,#RS232IM z,SKIPSETTING	; test the incoming data ; clear the carry ; if input bit not set skip setting carry
	SKIPSETTIN	scf		; set the carry
	SKIPSETTIN	rrc Id tm jr Id jr	rs232di rs232idelay,#6d rs232dicount,#00000001b z,NORSIN rs232idelay,#7 NORSIN	; save the data into the memory ; set the delay ; test for odd ; if even skip ; set the delay
	DIEVEN:	•		
) <u></u>]		ld ld clr	rs232dicount,#0FFH rscommand,rs232di RSCount	; turn off the input till next start ; save the value ; clear the counter
.C)	NORSIN:			, clear the counter
ı <u>ll</u>		pop ret	тр	; return the rp
	•	Fill Fill		
1.4.1		Fill Fill		
		Fill Fill		
ing.		Fill		
'h,]	.end	•		
ind ind				

A-51